VeriSilicon Introduces GLTiny™ 3D GPU Programming Model for Ultra-Low-Power, Memory-Efficient Wearable Devices
Optimized GLTiny Model Brings Rich 3D Graphics to Resource-Constrained Wearable Devices Powered by OpenGL ES GPUs
Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
Audio Codec
The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC and 2-channel 24bit sigma-delta DAC with headphone driver amplifier.
The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC, 2-channel 24bit sigma-delta DAC with headphone driver amplifier,…
Overview
The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC, 2-channel 24bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates.
Key features
- Single-ended ADC
- --THDN:-80dB
- --Dynamic Range, SNR: 90dB (A-Weighted)
- DAC Line Output
- --THDN:-85dB
- -- Dynamic Range, SNR: 96dB (A-Weighted)
- Headphone Driver Output:
- –THDN:-76dB
- -- Dynamic Range, SNR: 93dB (A-Weighted)
- Audio Serial Interface:
- --32bit word length in I2S mode
- --Slave/Master mode
- 2-wire Serial Control Interface(I2C)
- Master Clock is 256fs
- Sampling Rates
- --8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz and 96kHz
- Power Supply
- --1.2V Core Digital Supply typ. (1.08V-1.32V)
- --3.3V Pad and Analog Supply typ. (2.7V-3.6V)
- Stereo Line Input and Mono Microphone Input
- Stereo/Mono Mode
- Internal PLL as the Audio CODEC Master Clock Generator
- 32Ohm Headphone Drivers
Specifications
Identity
Part Number
S13V33_CODEC_04
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Provider
Learn more about Audio Codec IP core
VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
VeriSilicon today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities.
VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
VeriSilicon today announced that its VC9800D Video Processing Unit (VPU) IP supports AV2 decoding, further expanding the company’s advanced video codec portfolio for next-generation video and streaming applications.
Hexagon Semi’s HX77 AR Display Processor Achieves Ultra-Low Power Consumption with VeriSilicon’s Nano IP Portfolio
VeriSilicon’s Mature GPU, Display Processing, and DeWarp IPs Collaboratively Enable Highly Integrated, Low-Latency AR Display Processing
VeriSilicon Enhanced ISP8200-FS Series IP Achieves ASIL B Functional Safety Certification
These enhanced IPs have successfully achieved ISO 26262 ASIL B functional safety certifications issued by TÜV NORD, an international inspection and certification institution, further validating their suitability and reliability for ADAS and autonomous driving applications.
VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification
This IP features an architecture streamlined for seamless SoC integration, delivering high-quality inference with low power consumption and a compact silicon footprint. The certificate was issued by SGS-TÜV Saar, an international testing, inspection and certification institution.
Frequently asked questions about Audio Codec IP cores
What is The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC and 2-channel 24bit sigma-delta DAC with headphone driver amplifier.?
The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC and 2-channel 24bit sigma-delta DAC with headphone driver amplifier. is a Audio Codec IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.
How should engineers evaluate this Audio Codec?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Audio Codec IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.