Vendor: SmartDV Technologies Category: I2C / I3C

SVID Verification IP

SVID Verification IP provides an smart way to verify the SVID bi-directional two-wire bus.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

SVID Verification IP provides an smart way to verify the SVID bi-directional two-wire bus. The SmartDV's SVID Verification IP is fully compliant with the version 1.2 SVID Specifications and provides the following features.

SVID Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

SVID Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Implemented in Unencrypted OpenVera and SystemVerilog.
  • Supported RVM, AVM, VMM and non-standard verify env.
  • Supports SVID specification version 1.2 and SVI3 specification version 1.01.
  • Full SVID Master and Slave functionality.
  • Supports send byte command as per the SVID specification.
  • Supports following operation as per the SVI3 specification
    • Slave enumeration and addressing
    • Command packet framing
    • Global commands
    • Back to back packet framing
    • Telemetry stream processing
  • Supports programmable clock frequency of operation.
  • Support Timeout detection and generation.
  • Supports clock synchronization.
  • Supports communication Error Catching and Recovery
  • Glitch insertion and detection.
  • Callbacks in master, slave and monitor for user processing of data
  • Supports insertion of errors
    • Master abort in middle of transaction.
    • Illegal command transaction.
    • Random and Periodic clock period stretching by slave.
    • Timeout error insertion.
    • Glitch insertion.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • SVID Verification IP comes with complete testsuite to test every feature of SVID specification.

Block Diagram

SVID VIP block diagram

Benefits

  • Faster testbench development and more complete verification of SVID designs.
  • Easy to use command interface simplifies testbench control and configuration of Master and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the SVID testcases to certify SVID Master/Slave device.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
SVID VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is SVID Verification IP?

SVID Verification IP is a I2C / I3C IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP