SPDIF IP
SPDIF interface provides full support for the two-wire SPDIF synchronous serial interface, compatible with IEC 60958 and IEC61937…
Overview
SPDIF interface provides full support for the two-wire SPDIF synchronous serial interface, compatible with IEC 60958 and IEC61937 specification. Through its SPDIF compatibility, it provides a simple interface to a wide range of low-cost devices. SPDIF IP is proven in FPGA environment.The host interface of the SPDIF can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
SPDIF IP is supported natively in Verilog and VHDL
Key features
- Full SPDIF functionality as per specs.
- Supports Variable sampling/Driving rates (32 kHz/44.1 kHz/48 kHz/88.2 kHz/96 kHz/176.4 kHz/192 kHz)
- Supports 20/24 bit samples
- Synchronization holds in the under-run condition, clock recovery from the SPDIF data stream.
- Sample rate detection from the received data stream
- Supports both transmit and receive function.
- Options Host control interface (DMA engine).
- Notifies the testbench of significant events such as transactions, warnings, and protocol violations.
- Fully synthesizable
- Static synchronous design
- Positive edge clocking and no internal tri-states
- Scan test ready
- Simple interface allows easy connection to microprocessor/microcontroller devices
Block Diagram
Benefits
- Single Site license option is provided to companies designing in a single site.
- Multi Sites license option is provided to companies designing in multiple sites.
- Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
- Unlimited Designs, license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.
What’s Included?
- The SPDIF interface is available in Source and netlist products.
- The Source product is delivered in plain text verilog or VHDL or SystemC source code
- Integration testbench and tests
- Scripts for simulation and synthesis with support for common EDA tools
- Documentation contains User's Guide and Release notes.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about SPDIF IP core
A configurable FPGA-based multi-channel high-definition Video Processing Platform
Using FPGAs to interface with digital communication protocols
Optimizing the Implementation of Dolby Digital Plus in SoC Designs
One Approach to IP Cores: Ten Years and Going Strong
Timing key to optimizing audio performance in consumer products
Frequently asked questions about S/PDIF IP cores
What is SPDIF IP?
SPDIF IP is a SPDIF IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this SPDIF?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SPDIF IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.