Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Power On Reset (POR)

SMIC 0.18um Low Leakage Power_On Reset

This is a Power-On-Reset circuit that generates a reset pulse when power supply is on.

SMIC 180nm G View all specifications

Overview

This is a Power-On-Reset circuit that generates a reset pulse when power supply is on. After the power AVDD18 reaches a specific level, VTR, it will output a logic reset signal with pulse width of tPOR. During this interval, all the logic elements can be initialized to known states. When the power drops to another level VTF or the PD goes from high to low, a reset pulse is also generated. The additional input RSTI can force the POR to output a reset signal, providing a soft reset function. If the power supply?fs rise time is longer than 400us, the reset pulse will not occur after the power supply is stable.

Key features

  • Process: SMIC0.18 Low Leakage 1P4M logic process
  • Operating voltage range: AVDD18: 0~2V AVDD33: 0~3.6V
  • Operating temperature range: -40~125 c
  • No external components required (VREF and IBN are reference voltage and current each from another on-chip analog block)
  • Active current: Idd<15uA (if bias current <1.5uA)
  • Power-on reset pulse width: tPOR: 80~200us

Silicon Options

Foundry Node Process Maturity
SMIC 180nm G —

Specifications

Identity

Part Number
SMIC18LL_POR_03
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Power On Reset (POR) IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Power-On Reset (POR) IP cores

What is SMIC 0.18um Low Leakage Power_On Reset?

SMIC 0.18um Low Leakage Power_On Reset is a Power On Reset (POR) IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this Power On Reset (POR)?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Power On Reset (POR) IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP