What is Single precision, IEEE 754, floating point adder?
Single precision, IEEE 754, floating point adder is a FPU IP core from eSi-RISC listed on Semi IP Hub.
Vendor:
eSi-RISC
Category:
FPU
Single precision, IEEE 754, floating point adder
The eSi-SP-FP-Adder IP core implements single-precision (32-bit), IEEE 754 compliant, floating-point addition and subtraction ope…
Overview
The eSi-SP-FP-Adder IP core implements single-precision (32-bit), IEEE 754 compliant, floating-point addition and subtraction operations.
The number of pipeline stages is configurable to balance maximum frequency, area, power and latency.
The number of pipeline stages is configurable to balance maximum frequency, area, power and latency.
Key features
- Single-precision (32-bit) floating point addition and subtraction.
- IEEE 754 compliant.
- Full support for infinities, NaNs and denormals.
- Rounding is to the nearest even number.
- Status flags indicating invalid, overflow, underflow and inexact.
- Optional pipeline registers.
- Supports one operation per cycle.
What’s Included?
- Verilog RTL
- Testbench
- Simulation and synthesis scripts
- Documentation
Specifications
Identity
Part Number
eSi-SP-FP-Adder
Vendor
eSi-RISC
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
UK
Frequently asked questions about FPU IP cores
How should engineers evaluate this FPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this FPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.