Overview
Optimized for efficient hardware implementation, the Synopsys Foundation Cores include a library of mathematical and floating point (FP) components that allow designers to make tradeoffs in power, performance and area to control design precision and meet design requirements. The new flexible floating point (FFP) format enables designers to make tradeoffs in accuracy and share common operations.
The components library includes a robust set of atomic operators, compound operations and components that can share stages of the FP operators based on a FFP format.
Using the FFP format, designers can implement their own specialized FP components. In particular, the FFP format enables trading off accuracy for better QoR for designs that combine multiple FP operations. This allows designers to explore the area and accuracy of the components to meet their design-specific requirements.
Learn more about FPU IP core
Recognition highlights leadership in agentic AI design, advanced-node enablement, co-packaged optics, and silicon-proven IP for next-generation AI systems
Leading portfolio of engineering solutions positions Synopsys to capitalize on the continued expansion of digital and physical AI and the AI-driven transformation of engineering.
The companies signed an expansive, multi-year agreement to jointly develop GPT-Synopsys, a specialized model, optimized to use Synopsys EDA tools to perform semiconductor design workflows.
The multi-year agreement marks the expansion of Synopsys' silicon IP business to serve increasing demand for application-optimized IP with Amazon as its lead customer.
Open and Secure Synopsys Autopilot Platform Accelerates Engineering Productivity, Improves Design Quality, and Achieves Faster Closure Across Silicon to Systems
New collaborations span A14 design enablement, AI-assisted engineering workflows, CoWoS® support for multi-die designs, and unified multiphysics signoff
