Vendor: Digital Core Design Category: Hash / MAC

SHA IP Core with native SHA2-256 HMAC support

The DSHA2-256 is a universal solution which efficiently accelerates SHA2-256 hash function compliant with FIPS PUB 180-4.

SHA2 (SHA-256) View all specifications

Overview

The DSHA2-256 is a universal solution which efficiently accelerates SHA2-256 hash function compliant with FIPS PUB 180-4. It computes message digest in either 256 or 224 bit modes. Allowed input message length is up to 264 – 1 bit. Depending on the core configuration it also natively supports the SHA2-256 HMAC (keyed-Hash Massage Authentication Code), a cryptographic function defined in RFC 2104. This IP is suitable for authenticity and data integrity verification in digital signature protocols and generally in secure communication. It might also be used in accelerating of crypto currency computations. What is more, it offers context swapping feature, which might be used in complex systems with a task’s preemption mechanism. Its another application can be software managed or custom HMAC scheme. SHA2 is a family of cryptography secure one-way compression functions based on Merkle-Damgard structure, the 256 version sequentially processes 512 bit input blocks during 64 rounds. From arbitrary length input message (maximum 264 – 1 bits) it produces fixed 256 or 224 bit length digest in a way, that it is practically infeasible to invert it (get original message from its digest). Such property is called a one-way function. Cryptographic security of SHA2-256 is assumed at 128 bit level (112 bit in case of SHA2-224) which makes it appropriate for use in security applications. Some of these applications need to prove knowledge or possession of some secret data while computing message digest. For such authentication purpose, the HMAC function has been designed. It combines both secret key and cryptography secure hash function (like SHA2-256).

Key features

  • FIPS PUB 180-4 compliant SHA2-256 function
  • RFC 2104 compliant HMAC mode native support
  • SHA2 224 and 256 bit modes support
  • Secure storage for precomputed HMAC keys
  • Hash/HMAC context swapping
  • Internal, automatic padding module
  • Binary message resolution support
  • Flexible data read/write modes
  • AMBA AHB, AXI4, APB interface ready
  • Software support:
  • Software driver with OpenSSL/MbedTLS interface ready

Block Diagram

Applications

  • Digital signature
  • Data integrity
  • Key derivation
  • TLS/SSH/PGP IPsec communication

What’s Included?

  • HDL Source Code
  • Testbench environment
    • Automatic Simulation macros
    • Tests with reference responses
  • Synthesis scripts
  • Technical documentation
  • 12 months of technical support

Specifications

Identity

Part Number
DSHA2-256
Vendor
Digital Core Design
Type
Silicon IP

Security

Crypto Algorithm
SHA2 (SHA-256)

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Hash / MAC IP core

D32PRO, scalable & royalty free 32-bit CPU

D32PRO is one of the newest 32-bit CPUs available on the market. It’s been designed by Digital Core Design, IP Core provider and SoC design house from Poland, responsible e.g. for the world’s fastest or world’s smallest 8051 CPU. DCD launched more than 70 different architectures since 1999, which have been implemented in more than 300 000 000 electronic devices, that’s why one can be sure that quite considerable experience stands behind the D32PRO.

Frequently asked questions about Hash / MAC IP cores

What is SHA IP Core with native SHA2-256 HMAC support?

SHA IP Core with native SHA2-256 HMAC support is a Hash / MAC IP core from Digital Core Design listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP