Vendor: SmartDV Category: SENT

SENT (SAE J2716) Synthesizable Transactor

Single Edge Nibble Transmission (SENT) is a single-wire, serial unidirectional communication protocol.

Overview

Single Edge Nibble Transmission (SENT) is a single-wire, serial unidirectional communication protocol. It is intended for use in applications where high resolution sensor data needs to be communicated from a sensor to an Engine Control Unit (EUC). It is intended as a replacement or the lower resolution methods of 10 bit A/D's and as a simpler low cost alternative to CAN or LIN in automotive industry. SENT VIP are reusable components that provide ready made verification environment. Compatible with Single Edge Nibble Transmission (SENT) specifications and supports all the frame types. SAE J2716 includes an extensive test suite covering most of the possible scenarios. It can perform all protocal tests and moreover it allows an easy generation of very high number of patterns and a set of specified patterns to stress the DUT.

Key features

  • Compatible with Single Edge Nibble Transmission (SENT) specification SAE J2716 JAN2010
  • Supports SENT/SPC protocol as defined in the MPC5510 Microcontroller family (AN4219)
  • Supports all types of frames
    • Short Serial Message format
    • Enhanced Serial Message format
  • Enhanced serial message formats Supports different configurations
    • 12-bit data and 8-bit message ID
    • 16-bit data and 4-bit message ID
  • These SAE J2716 nodes can be configured as Sensor, Active Device or Passive Device nodes
  • The DUT can either be a SAE J2716 sensor or device
  • Supports programmable clock frequency of operation
  • Built-in checkers ensures that SAE J2716 Protocol has been followed correctly
  • Supports all types of error insertion and detection
    • Checksum error
    • Message ID error
    • Oversize error
    • Sync error
  • Supports pause pulse properties
    • Minimum length 12 ticks
    • Maximum length 768 ticks
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations

Block Diagram

SENT (SAE J2716) Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV VIP's
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the SAE J2716 testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and function's used in verification env
  • Documentation contains User's Guide and Release notes

Specifications

Identity

Part Number
SENT (SAE J2716) Transactor
Vendor
SmartDV
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV
HQ: India

Learn more about SENT IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

Rapid Validation of Post-Silicon Devices Using Verification IP

A well-repeated truism throughout the semiconductor industry is that chip design verification is complex and often takes up the largest portion of a design project’s schedule –– sometimes as much as 70% –– and an ongoing challenge facing verification engineers.

The Complicated Chip Design Verification Landscape

While a working device that meets all functional specifications is a chip design project group’s No. 1 goal, many designers wake up covered in sweat worrying about a dead-on-arrival chip. No matter how much coverage or how many verification tools are employed, a bug or multiple bugs could slip through the net.

The Future Of Chip Design

The future of chip design in a few short years could look entirely different as the semiconductor industry witnesses an advancing trend toward free and flexible, community-supported hardware designs for the long tail of new applications based on custom semiconductor devices

RISC-V's CPU Verification Challenge

RISC-V is new and does not have the benefit yet of years of field-proven experience. This means that a carefully chosen and executed CPU verification strategy is essential. It also means that the availability of a “golden reference model” is a critical component that must be secured.

Frequently asked questions about SENT IP cores

What is SENT (SAE J2716) Synthesizable Transactor?

SENT (SAE J2716) Synthesizable Transactor is a SENT IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this SENT?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SENT IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP