Vendor: Xilinx, Inc. Category: Image Conversion

Sensor Demosaic

The Xilinx LogiCORE™ IP Sensor Demosaic core provides an optimized hardware block that reconstructs sub-sampled color data called…

Overview

The Xilinx LogiCORE™ IP Sensor Demosaic core provides an optimized hardware block that reconstructs sub-sampled color data called Bayer or RAW images captured by image sensors.  The generation of images from a sensor requires a conversion from RAW to RGB data, which is handled by a Demosaic or Debayer algorithm. The Xilinx Sensor Demosiac LogiCORE generates the missing color components associated with the commonly used Bayer pattern in digital camera systems. The Sensor Demosaic IP provides an efficient and low-footprint solution to interpolate the missing color components for every pixel. Common applications include Image sensor pipe for cameras in Automotive, Surveillance, Video conferencing, Drones and others.

Key features

  • RGB Bayer image sensor support
  • One, two, four or eight pixel-wide AXI4-Stream video interface
  • Supports 8, 10, 12, and 16 bits per color component
  • Supports spatial resolutions from 64 x 64 up to 4,096 x 2160
  • Supports up to 4K 60fps in most Xilinx device families

Specifications

Identity

Part Number
Sensor Demosaic
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Image Conversion IP core

Frequently asked questions about image conversion IP cores

What is Sensor Demosaic?

Sensor Demosaic is a Image Conversion IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Image Conversion?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Image Conversion IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP