Vendor: Beyond Semiconductor Category: Security Coprocessor

Secure Execution Processor

Geon Secure Execution Processor delivers secure code execution by supporting two secure contexts.

Overview

Geon Secure Execution Processor delivers secure code execution by supporting two secure contexts. All code and data belonging to a secure context is cryptographically isolated in main memory, so even complete software breach outside of secure context doen not compromise its security (confidentiality or integrity).

Cryptographic operations can be performed with single Keccak (SHA3) core or by combination of cryptographic hash primitives (SHA3 or SHA2) and symmetric ciphers.

Despite upgrades allowing for secure execution processing, the Geon processor maintains high configurability, performance and efficiency of the proven BA22. Performance is remaining in-line with BA22-CE.

The processor is already verified at system level and suitable for diverse security needs.

Key features

  • Security Features
    • Two cryptographically isolated secure execution contexts
    • Cryptographic primitives agnostic
    • Lowest overhead implementation with single Keccak (SHA3) core
    • Alternativelly any cryptographic hash function and symmetric cipher can be used
    • Supports and validated with Rubicon Zero-Knowledge Identity Plaform
  • High Performance 32-bit CPU
    • 1.79 DMIPS/MHz
    • Variable length (16/24/32/48 bits) instruction encoding
    • Single-cycle execution on most instructions
    • Fast and precise internal interrupt response
    • Custom user instructions
  • Small Silicon Footprint & Low Power
    • Industry-leading code density
      • Compact code minimizes instruction area & power
      • 32-bit architecture reduces power-draining memory accesses
    • 19k gates and as little as 0.05W/MHz on 90nm
  • Fast & Flexible Memory Access
    • Harvard-style Caches and MMU separate for Instructions and Data
    • Tightly coupled Quick Memory (QMEM) for fast and deterministic access to code and/or data
  • Efficient Power Management
    • Further reduces power consumption by 2x to 100x using dynamic clock gating for individual units
    • Software controlled clock frequency in slow and idle modes
    • Interrupt wake-up in doze and sleep modes
  • Advanced Debug Capability
    • Conventional target-debug agent with a debug exception handler
    • Non-intrusive debug/trace for both the CPU and the system
    • Complex chained watchpoint and breakpoint conditions
  • Optional Processor Units
    • Programmable Vectored Interrupt Controller
    • Timer Unit
    • Debug Unit
      • MDB support
      • Trace port support
    • ROM patching Unit
    • Floating Point Unit
    • Hardware Multiplier/Divider
  • Integrated Peripherals
    • 32 bits-wide tick timer and Programmable interrupt controller with 32 maskable interrpt sources
  • Optional Peripherals
    • AMBA bus infrastructure cores
    • Microcontroller peripherals such as GPIO, UART, Real-Time Clock, and Timers
    • Serial communication cores such as I2C and SPI
    • Memory controllers, interconnect IP and more
  • Easy Software Development
    • Eclipse IDE for Windows, Linux
    • ANSI C/C++ compiler, debugger, linker, assembler, & utilities
    • Architectural simulator
    • Ported libraries & RTOS

Block Diagram

Specifications

Identity

Part Number
Geon Secure Execution Processor
Vendor
Beyond Semiconductor
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: Slovenia

Learn more about Security Coprocessor IP core

Security in vehicular systems

With the advent of IoT and increasingly interconnected and autonomous nature of a vehicle’s control modules, there has been an exponential increase in V2V, V2X and inter vehicular communications. This in turn increases the attack surface for hackers which demands state-of-art security features in modern automotive microcontrollers, moreover safety and security go hand in hand.

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

Frequently asked questions about Security Coprocessor IP cores

What is Secure Execution Processor?

Secure Execution Processor is a Security Coprocessor IP core from Beyond Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Security Coprocessor?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Security Coprocessor IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP