Vendor: Dolphin Semiconductor Category: LDO Voltage Regulator

Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode

The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g embeds and controls two ViC regulators called eSR and qLR.

TSMC 40nm ULP eFlash Pre-Silicon View all specifications

Overview

The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g embeds and controls two ViC regulators called eSR and qLR. The eSR is designed to provide dynamic power from 100 mA to 500 mA, depending on the eSR flavor. The qLR is used for data retention and very low power always-on circuitry (up to 1.0 mA). Both regulators are linked and the RAR embeds a Regulator Control Unit (RCU) that ensures that only one regulator is active at a given moment, while the other regulator output is set to high-impedance state.

The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g has the possibility to control the booting sequence even when the digital inputs are not yet valid. This function is particularly useful when the RAR supplies the ACU of the SoC. A proper starting sequence is guaranteed even if the ACU is not yet supplied.

The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g can be used in different modes:
- The Normal Mode: In this mode the eSR is activated and regulates the output. At the same time the qLR is inactivated and its output, VOUT, is set in high-impedance. In this mode the RAR can source up to 100 mA, 200 mA or 500 mA (depending on the embedded eSR).
- The Retention Mode: In this mode the qLR is activated and regulates the output. At the same time the eSR is disactivated and its output, LX, is set in high-impedance.
- The HIZ mode: The outputs of both regulators are in high-impedance state. In this case, the eSR is shut down to reduce the power consumption. HIZ Mode is set by asserting EN and HIZ.
- The Pull-Down Mode, when both regulators are shut down to minimize the power consumption. Both regulator?s outputs are also pulled down to ground. This mode is set by de-asserting EN.
- A internal integrated Local Supply Monitoring (LSM) function is also provided to ensure clean reinitialization if AVD drops below a certain threshold and then restored in a short period of time.

The regulator also features a high impedance (HIZ) mode where its output is kept in a high impedance state to allow the output to be forced via either another regulator, a power switch, or any other mean, provided that the output voltage is kept between 0 V and VAV D.

This product comes with all power pads required for AVD, AVDPWR, LX, VSENSE, GNDSENSE,
and AVS ports, and include their own ESD (Electro-Static Discharge) protection structures.

Key features

  • - Single input voltage supporting 1.62 V to 3.63 V
  • - Junction temperature range from -40°C to 125°C
  • - Manages booting and transitions between embedded regulators
  • - Enables high power and low power operating modes
  • - Embedded power pads with ESD protection
  • - Designed with standard IO transistors (2.5 V od 3.3 V) and SVT core transistors
  • - Compliant with Maestro, Dolphin's power controller
  • - Integrated Local Supply Monitoring (LSM)
  • - Selectable source of clock (internal or external)

Block Diagram

Silicon Options

Foundry Node Process Maturity
TSMC 40nm ULP eFlash Pre-Silicon

Specifications

Identity

Part Number
RAR-eSR-qLR-ref-1.62-3.63-0.55-2.5.04g_TSMC_40_uLP
Vendor
Dolphin Semiconductor
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about LDO Voltage Regulator IP core

Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence

Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a strategic collaboration to deliver a joint reference platform combining Dolphin’s WhisperExtractor (aMFCC) analog feature-extraction IP with INTERA’s Spiking Neural Network (SNN) processing architecture.

Vertex Growth commits €10M in Dolphin Semiconductor

Vertex Growth is a growth-stage venture capital fund anchored by Vertex Holdings, a subsidiary of global investment firm Temasek. The fund is dedicated to investing in high potential companies on the cusp of scaling-up.

Frequently asked questions about LDO Voltage Regulator IP cores

What is Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode?

Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode is a LDO Voltage Regulator IP core from Dolphin Semiconductor listed on Semi IP Hub. It is listed with support for tsmc Pre-Silicon.

How should engineers evaluate this LDO Voltage Regulator?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LDO Voltage Regulator IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP