AMD Receives All Necessary Approvals for Proposed Acquisition of Xilinx
AMD (NASDAQ: AMD) today announced that it has received approval from all necessary authorities to proceed with the acquisition of Xilinx, Inc. (NASDAQ: XLNX).
Vendor:
Xilinx, Inc.
Category:
Channel Coding
Reed-Solomon Encoder
The Reed-Solomon Encoder LogiCORE™ module is a high speed, compact design that implements many different Reed-Solomon coding stan…
Overview
The Reed-Solomon Encoder LogiCORE™ module is a high speed, compact design that implements many different Reed-Solomon coding standards including G.709, DVB, ATSC, IEES, ITU-T J.83 and CCSDS. The core is fully synchronous, using a single clock, and supports continuous output data with no gap between code blocks. The core is parameterizable, allowing designers to control the symbol width and the code block length. This module supports shortened codes and any primitive field polynomial for a given symbol width. The core supports a user-configured generator polynomial.
Key features
- Flexible RS Encoder meeting the requirements of most standards that employ RS codes including: IEEE 802.16, DVB-x, G.709, ETSI-BRAN, and CCSDS
- Supports continuous output data with no gap between code blocks
- Supports a code block length variable up to 4095 symbols with up to 256 check symbols
- Code block length and number of check symbols can be varied dynamically on a block by block basis
- Supports a symbol width from 3 to 12 bits and supports any primitive field polynomial for a given symbol width
- Supports shortened codes
- Efficiently handles multiple channels
- Block length can be changed in real time
- AXI4-Stream-compliant interfaces
- For use with Xilinx Vivado® IP Catalog and Xilinx System Generator for DSP™
Specifications
Identity
Part Number
EF-DI-RSE-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Channel Coding IP core
AMD Acquisition of Xilinx Heats Up Competition with Intel
AMD’s acquisition of Xilinx in an all-stock transaction valued at $35 billion promises to raise the stakes in the second-ranked CPU maker’s competition with Intel.
AMD and Xilinx Provide Update Regarding Expected Timing of Acquisition Close
AMD (NASDAQ: AMD) and Xilinx, Inc. (NASDAQ: XLNX) today released the following statement related to the status of global regulatory approvals for AMD’s proposed acquisition of Xilinx.
Xilinx Launches Alveo U55C, Its Most Powerful Accelerator Card Ever, Purpose-Built for HPC and Big Data Workloads
Xilinx, the leader in adaptive computing, today at the SC21 supercomputing conference introduced the Alveo™ U55C data center accelerator card and a new standards-based, API-driven clustering solution for deploying FPGAs at massive scale.
Xilinx and Leading Broadcast and AV System and IP Integrators Deliver Complete, Production-Ready Multimedia Streaming End-Point Solutions
Xilinx today announced it is working with its IP and system integrator ecosystem to provide the industry’s first and only production-ready multimedia streaming endpoint solutions for broadcast and professional audio/video (AV) applications.
Resilience in Space: Designing Radiation-Tolerant Systems
Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.
Frequently asked questions about Channel Coding IP cores
What is Reed-Solomon Encoder?
Reed-Solomon Encoder is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.