Embedded Systems: Programmable Logic -> Reusable models trim software costs
Embedded Systems: Programmable Logic -> Reusable models trim software costs
Vendor:
Veriest Solutions Ltd.
Category:
Control Logic
Reconfigurable Parallel CRC Generator
Parallel CRC IP is reconfigurable high-speed CRC generator, flexible in terms of input data width and generating polynomial.
Overview
Parallel CRC IP is reconfigurable high-speed CRC generator, flexible in terms of input data width and generating polynomial.
With different data size and polynomials IP is intented to be widely used for error detection in data communication systems, data storage systems and security applications.
Key features
- Flexible and highly configurable implementation
- Configurable CRC generator polynomial
- Configurable input port width
- Compliant with the most protocols that includes CRC feature
- Programmable initial CRC value
- Support for bit-inverted CRC output
- Byte-reverse and/or bit-reverse option for the input data
- Byte-reverse and/or bit-reverse option for the CRC output
- Option to load CRC value for context switching of alternate data blocks
- Automatic pipeline insertion for high-speed applications
Benefits
- Set of user-specified parameters selected at compile-time
- Compatible with well-known CRC codes
Applications
- High-Speed Serial Links such as Fibre Channel, PCI Express, Ethernet and others
What’s Included?
- Synthesizable Verilog RTL
- Verilog test bench and test cases
- System Verilog verification environment and test cases
- Detailed block diagram and technical documents
Specifications
Identity
Part Number
VV2100
Vendor
Veriest Solutions Ltd.
Type
Silicon IP
Provider
HQ:
Israel
Learn more about Control Logic IP core
OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
This work presents OpenEye, a scalable and sparsity-aware FPGA-based hardware accelerator designed to efficiently execute common neural network operations such as convolutions, dense layers, and pooling.
AES in embedded systems: Understanding the most important AES modes
Explore key AES modes in embedded systems, their applications, and why selecting the right mode is crucial for security and efficiency in modern designs.
Area, Pipelining, Integration: A Comparison of SHA-2 and SHA-3 for embedded Systems.
Explore the differences between SHA-2 and SHA-3 for embedded systems, focusing on performance, design, and integration.
A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)
This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.
The Power of Shifting Left: Cadence Accelerating Innovation with Arm
In semiconductor design, projects are remembered for their extremes—legendary successes and cautionary failures. The difference often hinges on when problems are discovered. A bug found late in development can derail timelines and budgets. This is why "shifting left"—moving testing and validation earlier in the process—is now a critical strategy for innovation.
Frequently asked questions about Control Logic Accelerator IP cores
What is Reconfigurable Parallel CRC Generator?
Reconfigurable Parallel CRC Generator is a Control Logic IP core from Veriest Solutions Ltd. listed on Semi IP Hub.
How should engineers evaluate this Control Logic?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Control Logic IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.