TaraCom announces GPON SerDes IP PHY in 90 nm process
TaraCom has ported the Serial ATA (SATA) core intellectual core property (IP) for integration into SoC and ASIC design.
Vendor:
TaraCom Integrated Products, Inc.
Category:
Multi-Protocol PHY
Quad 3.125/6.25 Gbps Backplane SerDes
Key features
- Backplane SerDes compliant to XAUI 3.125 Gbps and double XAUI 6.25Gb/s specifications
- High-speed differential reference clock
- Low jitter clock synthesizers for clock distribution, ASIC clock for link layer, and SSC clock for reduced EMI
- Jitter Tolerance and Jitter Generation of device exceed specifications
- 8b/10b encoder and decoder
- High speed serial drivers
- High speed serial input stage with on-chip terminations
- Auto-calibration termination
- Auto calibration Termination resistor
- Comma, Squelch, and OOB Detect for character alignment
- On-chip Near END and Far End retimed serial and parallel loopback.
- Power management modes
- Pattern generator and error checker to support BIST
- 1.0V/1.8V ±5% supply voltage
- Low power, 150 mW per channel
Benefits
- Good jitter performance.
- Highly flexible and programmable.
- Multi application.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 90nm | CIS | — |
Specifications
Identity
Part Number
TRC6204CBA
Vendor
TaraCom Integrated Products, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Multi-Protocol PHY IP core
TaraCom Introduces SerDes/PHY IPs in 90 and 65-Nanometer
TaraCom has ported the Serial ATA (SATA) core intellectual core property (IP) for integration into SoC and ASIC designs ranging from XAUI compliant, PCS/PMD functionality of the 10 Gigabit Ethernet XAUI and 10 Gigabit Fibre Channel specs as well as SATA,
Frequently asked questions about Multi-Protocol PHY IP cores
What is Quad 3.125/6.25 Gbps Backplane SerDes?
Quad 3.125/6.25 Gbps Backplane SerDes is a Multi-Protocol PHY IP core from TaraCom Integrated Products, Inc. listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this Multi-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Multi-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.