What is Programmable 6-bit CMOS frequency divider?
Programmable 6-bit CMOS frequency divider is a Clock Generator IP core from NTLab listed on Semi IP Hub.
The programmable 6-bit CMOS frequency divider is a set of two independent circuits.
The programmable 6-bit CMOS frequency divider is a set of two independent circuits. One of them is designed using 6-bit counter and is able to change input frequency dividing ratio with step 1. The second part is based on a set of serially connected dividers with the varied dividing ratio 2/3 and is able to change dividing ratio with step 0.5. Since this structure consists of the static triggers, current consumption is closed to zero when there is no input clock. The dividing ratio is 1…63. Input frequency is 10...300 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
Note: some files may require an NDA depending on provider policy.
Programmable 6-bit CMOS frequency divider is a Clock Generator IP core from NTLab listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Clock Generator IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.