Rambus Reports Third Quarter 2026 Financial Results
Record quarterly revenue of $218.3 million, up 22% year over year, exceeding guidance range
Vendor:
Rambus, Inc.
Category:
PCI Express
PCIe Controller Testbench
PCIe Testbench from Rambus emulates a Root Complex device enabling simulation of a PCI Express design.
Overview
PCIe Testbench from Rambus emulates a Root Complex device enabling simulation of a PCI Express design.
This includes the following features:
• Root Complex master requests are generated using simple test control scripts. A basic set of test cases is included with the suite to generate standard PCI Express transactions including configuration, data transfers, DMA and interrupts.
• Automatic response to DUT master requests including providing completion responses.
• Modeling of Root Complex memory regions. These memory regions are used store data being send to and received from the DUT. The data in these memory regions can be automatically checked to insure proper operation.
• Performs Root Complex physical and data-link layer functions including error detection and correction
• Logging and display of transaction layer traffic on the PCI Express bus in a user-friendly format.
The fast setup and operation of the PCIe Testbench makes it easy for users to quickly and comprehensively perform simulations of designs which include Rambus PCI Express cores.
The PCIe Testbench is not a PCI Express full compliance suite. RAMBUS recommends the use of the Avery Logic PCI-Xactor PCI Express Compliance Suite for ASIC validation.
The Testbench is compliant with PCI Express Base Specification Revision 3.0/2.0/ 1.1
Rambus also provides IP Core customization services. Contact Rambus for a quote.
This includes the following features:
• Root Complex master requests are generated using simple test control scripts. A basic set of test cases is included with the suite to generate standard PCI Express transactions including configuration, data transfers, DMA and interrupts.
• Automatic response to DUT master requests including providing completion responses.
• Modeling of Root Complex memory regions. These memory regions are used store data being send to and received from the DUT. The data in these memory regions can be automatically checked to insure proper operation.
• Performs Root Complex physical and data-link layer functions including error detection and correction
• Logging and display of transaction layer traffic on the PCI Express bus in a user-friendly format.
The fast setup and operation of the PCIe Testbench makes it easy for users to quickly and comprehensively perform simulations of designs which include Rambus PCI Express cores.
The PCIe Testbench is not a PCI Express full compliance suite. RAMBUS recommends the use of the Avery Logic PCI-Xactor PCI Express Compliance Suite for ASIC validation.
The Testbench is compliant with PCI Express Base Specification Revision 3.0/2.0/ 1.1
Rambus also provides IP Core customization services. Contact Rambus for a quote.
Key features
- Emulates a Root Complex device enabling simulation of a PCI Express design
- Test scripts are used to generate Root Complex master requests
- Automatically responds to DUT master requests
- Performs automatic data logging and checking
- Provided with a basic set of test cases
- Specifically designed for quick out -of-the-box setup and use
- Fast simulation speed
- PCI Express im Base Specification Revision 3.0/2.0/1.1 compliant
- Provided in source code form
Specifications
Identity
Part Number
PCIe Controller Testbench
Vendor
Rambus, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about PCI Express IP core
Rambus and ChipAgents Collaborate to Accelerate Chip Design with Agentic AI
Strategic partnership combines Rambus deep semiconductor and silicon IP expertise with ChipAgents tool-agnostic, AI-native chip design platform to improve chip design speed and productivity
Securing Data Center and AI Infrastructure with CryptoManager™ Root of Trust for Use with the Caliptra™ Specification
Caliptra provides an open-source silicon Root of Trust architecture designed specifically for data center-class devices. It helps create a common framework for device identity, measured boot and attestation while enabling greater consistency across hardware platforms. However, adopting Caliptra is only the beginning of the journey.
Rambus Enhances Enterprise-Grade Security for Data Center and AI SoCs with CryptoManager™ Root of Trust Supporting the Caliptra™ Specification
CryptoManager Root of Trust for use with Caliptra specification provides a production-ready Root of Trust and security orchestration solution that accelerates deployments and enables advanced security for mission-critical data center and AI infrastructure devices
Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
On August 25, 2026, the National Security Agency (NSA) released two technical reports addressing intentional threats to application-specific integrated circuits during design and manufacturing: the “ASIC Best Practices Threat Catalog” and “Application Specific Integrated Circuit Level of Assurance 1 (LoA1) Best Practices”.
Rambus Initiates $100 Million Accelerated Share Repurchase Program
Under the accelerated share repurchase program, Rambus will pre-pay $100 million to Dealer and receive an initial delivery of approximately 796,000 shares of its common stock.
Frequently asked questions about PCIe IP cores
What is PCIe Controller Testbench?
PCIe Controller Testbench is a PCI Express IP core from Rambus, Inc. listed on Semi IP Hub.
How should engineers evaluate this PCI Express?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PCI Express IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.