MACsec for Deterministic Ethernet applications
Why MACsec is a compelling security solution for Deterministic Ethernet networks and how Packaged Intellectual Property solutions can accelerate time-to-market for chip developers
Vendor:
Tera-Pass
Category:
Optical Transport
OTN Processor
The Zephyr TPS6101MP OTN processor IP cores are a member of Tera-Pass’ product family of OTN access components.
Overview
The Zephyr TPS6101MP OTN processor IP cores are a member of Tera-Pass’ product family of OTN access components. Zephyr TPS6101MP supports access applications and China’s Premium Services networks for the transport of FE/GE/STM1/STM4 client signals over an OTU2 signal. The OTU2 bearer may operate with 1+1 protection.
Zephyr TPS6101MP IP Core processors can accept 8 Client Signals. All the Client Signals can be FE/GE/STM1/STM4. Ethernet signals are first processed to generate their corresponding RMON statistics. Afterwards, the Ethernet signals can be transparently or GFP-F mapped to ODU0 containers. The STM1/STM4 SDH signals are first processed to generate their respective Performance Monitoring data and Alarms. Afterwards, the SDH signals are mapped into ODU0 containers. The ODU0 containers, transporting either Ethernet or SDH payloads, are then multiplexed into an ODU2 container that is transported over an OTU2 signal. The 2 Line Ports can be configured to operate in a 1+1 facility protection mode.
Zephyr TPS6101MP IP Core processors can accept 8 Client Signals. All the Client Signals can be FE/GE/STM1/STM4. Ethernet signals are first processed to generate their corresponding RMON statistics. Afterwards, the Ethernet signals can be transparently or GFP-F mapped to ODU0 containers. The STM1/STM4 SDH signals are first processed to generate their respective Performance Monitoring data and Alarms. Afterwards, the SDH signals are mapped into ODU0 containers. The ODU0 containers, transporting either Ethernet or SDH payloads, are then multiplexed into an ODU2 container that is transported over an OTU2 signal. The 2 Line Ports can be configured to operate in a 1+1 facility protection mode.
Block Diagram
Zephyr TPS6101MP block diagram
Specifications
Identity
Part Number
Zephyr TPS6101MP
Vendor
Tera-Pass
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Israel
Learn more about Optical Transport IP core
Encrypting Telecoms
Max Maxfield
TPACK's role in Altera designs
Part 2: Opening the 5G Radio Interface
Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.
How 224G SerDes Unifies Today’s AI Fabrics
AI system architects no longer face a binary choice between scale-up and scale-out fabrics. Modern AI platforms require both to be executed efficiently, predictably, and within aggressive schedules. The shift lies in how risk is managed across these domains.
Securing the Future of Terabit Ethernet: Introducing the Rambus Multi-Channel Engine MACsec-IP-364 (+363)
The Rambus Multi-Channel Engine MACsec-IP-364 (+363) is purpose-built to meet the demands of next-generation Ethernet. It delivers full line-rate MACsec and optional IPsec support for 1.6T and 3.2T Ethernet ports, offering a highly scalable and configurable solution for securing high-speed data traffic.
Frequently asked questions about Optical Transport IP cores
What is OTN Processor?
OTN Processor is a Optical Transport IP core from Tera-Pass listed on Semi IP Hub.
How should engineers evaluate this Optical Transport?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Optical Transport IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.