Vendor: Tera-Pass Category: Optical Transport

OSU/OTN processor, optimized for E1/STM1/OC3/STM4/OC12/FE/GE services over OTU0/OTU1 lines

The TPS3204MP OSU processor is an IP Core solution designed for Xilinx FPGAs.

Contact Provider Request Datasheet

Overview

The TPS3204MP OSU processor is an IP Core solution designed for Xilinx FPGAs. TPS3204MP processors accept 4x STM1/STM4/FE/GE and 4x E1 client signals, process and present them to either OSU or ODU containers for their transport over OTU0/OTU1 bearers. The OTU line signals can be configured in a variety of protection configurations: 1+1, Linear, Ring. TPS3204MP processors support OTU, ODU and OSU signal overheads. For Ethernet client-services, Ethernet bandwidth limiting is provided, along with integrated IEEE 1588 V2 H/W Time Stamping. TPS3204MP processors support hitless bandwidth adjustment of OSU containers carrying Ethernet information. Integrated HDLC controllers can be assigned to GCC in-band communications channels. TPS3204MP processors are offered as complete turn-key solutions, including built-in jitter filters, without necessitating external PLLs.

Key features

  • Supports NG-OTN
  • 2x OTU0/OTU1 Line-Side OTN
    • Supports G.709 overheads
  • 4x FE/GE/STM1/STM4 and 4x E1 client-services
  • Alarms Monitoring and Performance Counters on lines and client-services
  • Supports the transport of client-services over OSU or ODU containers
  • Supports 1+1 protection
  • Ethernet Rate limiting
  • Supports increasing/decreasing the size of OSU containers transporting Ethernet services
  • IEEE 1588 Precision Timing Protocol H/W time stamping
  • Seamless management of Apodis processors
  • Integrated solution on Xilinx FPGAs:There is no need for external filters
  • Seamless management of Apodis processors
  • SDK (Software Development Kit)
  • Technical Documentation

Block Diagram

Scorpion TPS3204MP block diagram

Specifications

Identity

Part Number
Scorpion TPS3204MP
Vendor
Tera-Pass
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Tera-Pass
HQ: Israel
Contact Tera-Pass

Learn more about Optical Transport IP core

Part 2: Opening the 5G Radio Interface

Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.

How 224G SerDes Unifies Today’s AI Fabrics

AI system architects no longer face a binary choice between scale-up and scale-out fabrics. Modern AI platforms require both to be executed efficiently, predictably, and within aggressive schedules. The shift lies in how risk is managed across these domains.

Frequently asked questions about Optical Transport IP cores

What is OSU/OTN processor, optimized for E1/STM1/OC3/STM4/OC12/FE/GE services over OTU0/OTU1 lines?

OSU/OTN processor, optimized for E1/STM1/OC3/STM4/OC12/FE/GE services over OTU0/OTU1 lines is a Optical Transport IP core from Tera-Pass listed on Semi IP Hub.

How should engineers evaluate this Optical Transport?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Optical Transport IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP