Multi-Voltage GPIO 5V ODIO and Analog/RF I/Os in TSMC 65nm
1V/3.3V GPIO with I2C ODIO and 3.3V & 5V Analog Cells in TSMC 65nm Key attributes of this IO library include dual independent IO …
Overview
1V/3.3V GPIO with I2C ODIO and 3.3V & 5V Analog Cells in TSMC 65nm
Key attributes of this IO library include dual independent IO supply rails (1.0V-3.3V 3.3V) and power-on-control (POC) to place IOs in HiZ during power-down. The GPIO cell can be configured as input, output or open-drain with a Schmitt trigger input and optional internal 55K ohm pull-up or pull-down resistor. Cells for two independent IO supplies, core power, ground and isolated ground with built-in ESD are included. Aspecialty output cell with matched throughput timings for pulse-width modulation (PWM) applications, along with 5V OTP programming, I2C SVID open-drain and 3.3V 5V analog cells (and associated ESD) complement the GPIO offering. The library is enriched with filler, corner and domain-break cells in digital and analog domains to allow for flexible pad ring construction. ESD design levels are 2KV HBM and 500V CDM.
Operating Conditions
| Parameter | Value |
| VDDIO | 1-3.3V / 3.3V (Dual Rail) |
| Core | 1.2V |
| BEOL | 1P7M |
| WB Pitch | 55um inline |
| Temperate | -40C to 125C |
| ESD | +/- 2kV HBM, +/- 500V CDM |
Cell Names
| Cell Size | Type |
| 55x100um | Digital |
| 55x76um | Analog |
Key features
- 1V to 3.3V / 3.3V I/O Operation
- Dual indepedent I/O rails
- Output enable / disable (HiZ when disabled)
- Power-down control (HiZ upon VDD disable)
- Schmitt Trigger receiver
- 55k ohm selectable pull-up or pull-down resistor
- ESD: 2kV HBM, 500V CDM
- Silicon Proven
Block Diagram
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 65nm | GP | — |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Analog IP core
Understanding security certification and how analog IP can help
A 32-channel event-based bio-signal analog front-end with adaptive delta and pulse frequency encoding
Understanding all costs involved in analog ASIC development
Why DACs are so crucial in modern chip design
Providing protection against EMFI attacks
Frequently asked questions about Analog I/O Pad Library IP cores
What is Multi-Voltage GPIO 5V ODIO and Analog/RF I/Os in TSMC 65nm?
Multi-Voltage GPIO 5V ODIO and Analog/RF I/Os in TSMC 65nm is a Analog IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this Analog?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.