MIPI RX CPHY_v1.2 / DPHY_v1.2, 3-TRIO/1C4D, TSMC 22ULL 1.8V, E/W orientation
MIPI D-PHY is a serial interface technology which is widely adopted in smartphones and other multimedia enabled mobile devices.
Overview
MIPI D-PHY is a serial interface technology which is widely adopted in smartphones and other multimedia enabled mobile devices. To further improve throughput over bandwidth limited channel, the C-PHY is developed and is delivering 2.28 bits per symbol over three-wire trio. As a MIPI Alliance contributor and leading Interface IP provider, M31 provides a silicon-proven, low-power and low cost C-PHY/D-PHY combo IP on various process nodes. Users can configure the PHY into D-PHY mode or C-PHY mode to support different applications using the same PHY. It is compliant to the PPI interface which allows seamless integration with upside controllers for Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols.
Key features
- Compliant with MIPI D-PHY v1.2 and C-PHY v1.2 specs
- Support both MIPI DSI and CSI-2 protocols
- Support HS data rate from 80Mbps (0.8Gsps) up to 2.5Gbps (3.5Gsps) per lane (per trio)
- Support LS data rate of 10Mbps and Ultra-low power mode
- Support D-PHY mode with 1 clock lane & up to 4 data lanes
- Support C-PHY mode up to 3 trios for TX and 4 trios for RX
- Support TX-EQ function to compensate loss of a long channel
- Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)
- Support additional C-PHY RX mode with 2 sets of 2 trios
- Provide D-PHY clock and data lane swap function
- Provide C-PHY trios swap function
- Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests
Block Diagram
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 22nm | ULL | — |
Specifications
Identity
Standards & Interfaces
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about MIPI PHY IP core
M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
IP Accelerated (Bye Bye EDA 360)
MIPI DPHY Solution
Infineon Drives Automotive MCU Performance Higher with Synopsys Interface IP
Cadence First to Demo Complete M-PCIe PHY and Controller Solution at MIPI and PCI-SIG Conferences
Frequently asked questions about MIPI PHY IP
What is MIPI RX CPHY_v1.2 / DPHY_v1.2, 3-TRIO/1C4D, TSMC 22ULL 1.8V, E/W orientation?
MIPI RX CPHY_v1.2 / DPHY_v1.2, 3-TRIO/1C4D, TSMC 22ULL 1.8V, E/W orientation is a MIPI PHY IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this MIPI PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.