Vendor: SmartDV Category: I2C / I3C

MIPI I3C Slave IIP

MIPI I3C SLAVE interface provides full support for the two-wire MIPI I3C SLAVE synchronous serial interface, compatible with MIPI…

Overview

MIPI I3C SLAVE interface provides full support for the two-wire MIPI I3C SLAVE synchronous serial interface, compatible with MIPI I3C specification version 1.1. Through its MIPI I3C SLAVE compatibility, it provides a simple interface to a wide range of low-cost devices. MIPI I3C SLAVE IIP is proven in FPGA environment.The hostinterfaceof the MIPI I3C SLAVE can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

MIPI I3C Slave IIP is supported natively in Verilog and VHDL

Key features

  • Compliant with MIPI I3C version 1.1 specification.
  • Full MIPI I3C Slave functionality.
  • Two wire serial interface up to 12.5 MHz using Push-Pull with the following Data rates supported.
    • Standard speed
  • Supports the following topologies
    • Single Master-Multi Slave
    • Single Master-Single Slave
    • Multi Master-Multi slave
    • Multi Master-Single Slave
  • Legacy I2C device co-existence on the same bus
  • Supports Dynamic Address Assignment including Static Addressing for legacy I2C Devices
  • Supports I3C address arbitration
  • Supports Single Data Rate (SDR) messaging.
    • SDR with CCC Directed addressing
    • SDR with CCC Broadcasted addressing
  • Supports High Data Rate (HDR) messaging
    • HDR-Dual Data Rate Mode (HDR-DDR)
    • HDR-Ternary Symbol Legacy Mode (HDR-TSL)
    • HDR-Ternary Symbol Pure-Bus Mode (HDR-TSP)
  • In-Band Interrupt support
  • Hot-Join support
  • Dynamic Address Assignment support (DAA).
  • Fully synthesizable.
  • Static synchronous design.
  • Positive edge clocking and no internal tri-states.
  • Scan test ready.
  • Simple interface allows easy connection to microprocessor/microcontroller devices.
  • This core achieves ASIL B and can be made to achieve ASIL D as per ISO26262

Block Diagram

Benefits

  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs,license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

What’s Included?

  • The MIPI I3C SLAVE interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.
  • ISO26262 Safety Manual (SAM) Document
  • ISO26262 Failure Modes, Effects and Diagnostics Analysis (FMEDA) Document

Specifications

Identity

Part Number
MIPI I3C Slave IIP
Vendor
SmartDV
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: India

Learn more about I2C / I3C IP core

Keeping Pace with CXL Specification Revisions

As the Compute Express Link® (CXL®) specification rapidly evolves, so too must the tools and infrastructure used to verify designs built around it. Maintaining verification IP (VIP) that keeps pace with new specification revisions is no small task, particularly when dealing with major version shifts like the transition from CXL 2.0 to 3.0.

SmartDV Licenses SDIO IP Family to Ranix for V2X Products

To meet RANiX’s unique design goals, SmartDV will customize the IP to go beyond the standard SDIO functionality—thereby empowering RANiX to differentiate from their competitors. SmartDV will also provide RANiX with the requisite support and documentation to achieve ASIL certification for ISO 26262.

SmartDV Rolls Out Multi-Phase Expansion Plan

SmartDV™ Technologies, provider of flexible, customizable semiconductor design IP (intellectual property) and verification solutions, has expanded engineering operations beyond its headquarters in Bengaluru with the opening of a new office space in Coimbatore, Tamil Nadu, India.

Frequently asked questions about I2C / I3C IP cores

What is MIPI I3C Slave IIP?

MIPI I3C Slave IIP is a I2C / I3C IP core from SmartDV listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP