Vendor: SmartDV Technologies Category: I2C / I3C

MIPI I3C Slave IIP

MIPI I3C SLAVE interface provides full support for the two-wire MIPI I3C SLAVE synchronous serial interface, compatible with MIPI…

Contact Provider Request Datasheet

Overview

MIPI I3C SLAVE interface provides full support for the two-wire MIPI I3C SLAVE synchronous serial interface, compatible with MIPI I3C specification version 1.1. Through its MIPI I3C SLAVE compatibility, it provides a simple interface to a wide range of low-cost devices. MIPI I3C SLAVE IIP is proven in FPGA environment.The hostinterfaceof the MIPI I3C SLAVE can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.

MIPI I3C Slave IIP is supported natively in Verilog and VHDL

Key features

  • Compliant with MIPI I3C version 1.1 specification.
  • Full MIPI I3C Slave functionality.
  • Two wire serial interface up to 12.5 MHz using Push-Pull with the following Data rates supported.
    • Standard speed
  • Supports the following topologies
    • Single Master-Multi Slave
    • Single Master-Single Slave
    • Multi Master-Multi slave
    • Multi Master-Single Slave
  • Legacy I2C device co-existence on the same bus
  • Supports Dynamic Address Assignment including Static Addressing for legacy I2C Devices
  • Supports I3C address arbitration
  • Supports Single Data Rate (SDR) messaging.
    • SDR with CCC Directed addressing
    • SDR with CCC Broadcasted addressing
  • Supports High Data Rate (HDR) messaging
    • HDR-Dual Data Rate Mode (HDR-DDR)
    • HDR-Ternary Symbol Legacy Mode (HDR-TSL)
    • HDR-Ternary Symbol Pure-Bus Mode (HDR-TSP)
  • In-Band Interrupt support
  • Hot-Join support
  • Dynamic Address Assignment support (DAA).
  • Fully synthesizable.
  • Static synchronous design.
  • Positive edge clocking and no internal tri-states.
  • Scan test ready.
  • Simple interface allows easy connection to microprocessor/microcontroller devices.
  • This core achieves ASIL B and can be made to achieve ASIL D as per ISO26262

Block Diagram

MIPI I3C Slave IIP block diagram

Benefits

  • Single Site license option is provided to companies designing in a single site.
  • Multi Sites license option is provided to companies designing in multiple sites.
  • Single Design license allows implementation of the IP Core in a single FPGA bitstream and ASIC.
  • Unlimited Designs,license allows implementation of the IP Core in unlimited number of FPGA bitstreams and ASIC designs.

What’s Included?

  • The MIPI I3C SLAVE interface is available in Source and netlist products.
  • The Source product is delivered in verilog. If needed VHDL, SystemC code can also be provided.
  • Easy to use Verilog Test Environment with Verilog Testcases
  • Lint, CDC, Synthesis, Simulation Scripts with waiver files
  • IP-XACT RDL generated address map
  • Firmware code and Linux driver package
  • Documentation contains User's Guide and Release notes.
  • ISO26262 Safety Manual (SAM) Document
  • ISO26262 Failure Modes, Effects and Diagnostics Analysis (FMEDA) Document

Specifications

Identity

Part Number
MIPI I3C Slave IIP
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is MIPI I3C Slave IIP?

MIPI I3C Slave IIP is a I2C / I3C IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP