Vendor: M31 Technology Corp. Category: MIPI PHY

MIPI DPHY_RX v1.2, 2C4D, TSMC 16FFC, E/W orientation (ASIL-B)

The D-PHY is a popular MIPI physical layer developed for mobile applications because it is a flexible, high-speed, low-power and …

MIPI D-PHY TSMC 16nm FFC View all specifications

Overview

The D-PHY is a popular MIPI physical layer developed for mobile applications because it is a flexible, high-speed, low-power and low-cost solution. As a MIPI Alliance contributor and leading Interface IP provider, M31 provides silicon-proven D-PHY in various process nodes. The D-PHY IP follows MIPI D-PHY v1.2/v1.1 spec and supports a wide range of high-speed (HS) and low-power (LP) data transfers. It is compliant to the PPI interface which allows seamless integration with upside controllers for Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols. Car manufacturers are also adopting MIPI specifications because the solutions are mature, relatively simple to use. M31 provides certified and compact PHY to support automotive applications.

Key features

  • Compliant with MIPI D-PHY specification up to v1.2/v1.1 (by different process nodes)
  • Supports MIPI DSI and CSI-2 protocols
  • Supports HS data rates up to 2.5Gbps (v1.2, per lane) . 1.5Gbps(v1.1, per lane)
  • Supports LS data rate of 10Mbps and Ultra-low power modes
  • Supports 1 clock lane & up to 4 data lanes
  • Supports extra RX mode with 2 sets of 1 clock lane & up to 2 data lanes
  • Provides swap function for clock and data lane to ease PCB design
  • Provides a stand-alone BIST module for at-speed mass production testing
  • Certified with ASIL-B of ISO-26262

Block Diagram

MIPI DPHY_RX v1.2, 2C4D, TSMC 16FFC, E/W orientation (ASIL-B) block diagram

Silicon Options

Foundry Node Process Maturity
TSMC 16nm FFC —

Specifications

Identity

Part Number
MIPI DPHY_RX v1.2, 2C4D, TSMC 16FFC, E/W orientation (ASIL-B)
Vendor
M31 Technology Corp.
Type
Silicon IP

Standards & Interfaces

MIPI PHY
MIPI D-PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about MIPI PHY IP core

M31 Expands Rambus Collaboration, Strengthening Its One-Stop MIPI Subsystem Solution

This collaboration combines these controller capabilities with M31’s silicon-proven MIPI PHY portfolio with a strong track record of successful deployments, enabling M31 to offer a comprehensive MIPI subsystem solution integrating high-speed MIPI PHYs and MIPI CSI/DSI controllers to address the growing requirements of high-resolution imaging and display applications.

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

M31 Gains Momentum in Advanced Processes, Targets Double-Digit Growth in 2026

Consolidated revenue for the first quarter reached NT$395 million, representing a year-over-year decrease of 9.2%. The decline was primarily attributable to timing fluctuations in contract signings for certain key advanced-node customers in North America, with the related revenue expected to be recognized in the second quarter.

Frequently asked questions about MIPI PHY IP

What is MIPI DPHY_RX v1.2, 2C4D, TSMC 16FFC, E/W orientation (ASIL-B)?

MIPI DPHY_RX v1.2, 2C4D, TSMC 16FFC, E/W orientation (ASIL-B) is a MIPI PHY IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this MIPI PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP