Overview
The MIPI D-PHY Tx IP Core fully complies with version 1.2 of the D-PHY specification. It supports the Display Serial Interface and the MIPI Camera Serial Interface (CSI-2) protocols. Operating as a Tx PHY, it consists of one clock lane and four data lanes. The digital backend manages I/O operations, while the analog frontend generates and receives electrical signals. Additionally, it features an auto-calibrating internal termination resistor. This MIPI DSI PHY encompasses a MIPI D-PHY Tx IP Core incorporating a PLL, a Clock Lane, four Data Lanes, and the option to utilize the D-PHY as a GPIO bank with a 5V tolerance.
Learn more about MIPI PHY IP core
T2M-IP, the global leader in semiconductor IP cores and technology expertise, is proud to announce the immediate availability of its partner's VESA-compliant DisplayPort v1.4 Rx PHY and Controller IP Cores.
T2M announces the availability of its partner’s Bluetooth V6.0 RF Transceiver IP Core in 22nm ULL and 40nm ULP.
Incorporating BroadR-Reach™ technology for Automotive Excellence, this PHY delivers exceptional performance for automotive and industrial applications, providing a superior alternative to traditional BaseT1 solutions.
Designed to meet the evolving needs of next-generation automotive and industrial applications, the CAN XL Controller IP offers superior performance and flexibility while maintaining backward compatibility with previous CAN standards.
T2MIP, a leading provider of semiconductor IP cores, proudly announces the immediate availability of their partner's H.264 and H.265 HEVC Codec IP cores.
T2M-IP is excited to announce that its state-of-the-art USB 3.0 IP, developed in the 22nm ULP (Ultra Low Power) and ULL (Ultra Low Leakage) process technologies, has been successfully licensed to over 10 customers worldwide in the past two years.