Vendor: T2M GmbH Category: MIPI PHY

MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 12 FFC

Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense.

Contact Provider Request Datasheet
MIPI D-PHY TSMC 12nm FFC In Production View all specifications

Overview

Several production nodes employ C-PHY/D-PHY Combo with the least amount of power and expense. To accommodate a range of applications, users can configure this Combo PHY in either D-PHY or C-PHY mode. It also complies with the PPI interface, making it simple to connect to either the CIS-2 or DSI controller. The most competitive PPA (Performance, Power, and Area) and standard compliances across a variety of foundry processes are found in D-PHY and C/D-PHY Combo. Numerous functionalities are offered by the ISO 26262 ASIL-B certified MIPI D-PHY for multimedia applications in automobiles.

Key features

  • Compliant with MIPI D-PHY spec up to v2.5 and C-PHY spec up to v2.0
  • Support both MIPI DSI and CSI-2 protocols
  • Support HS data rate up to 6Gbps ( 6Gsps ) per lane (per trio)
  • Support LS data rate of 10Mbps and Ultra-low power mode
  • Support fast lane turnaround (FTA) and alternate low-power (ALP) mode
  • Support D-PHY mode with 1 clock lane & up to 4 data lanes
  • Support C-PHY mode up to 3 trios for TX and 4 trios for RX
  • Support TX-EQ and Rx-EQ function to compensate loss of a long channel
  • Support additional D-PHY RX mode with 2 sets of (1 clock lane and up to 2 data lanes)
  • Support additional C-PHY RX mode with 2 sets of 2 trios
  • Provide D-PHY clock and data lane swap function
  • Provide C-PHY trios swap function
  • Provide a stand-alone at-speed multi-lanes (trios) parallel BIST module for mass production tests
  • Silicon proven in TSMC 12FFC

Block Diagram

MIPI C/D-PHY Combo Rx IP in 12FFC block diagram

What’s Included?

  • GDSII & layer map
  • Place-Route views (.LEF)
  • Liberty library (.lib)
  • Verilog behaviour model
  • Netlist & SDF timing
  • Layout guidelines, application notes
  • LVS/DRC verification reports

Silicon Options

Foundry Node Process Maturity
TSMC 12nm FFC In Production

Specifications

Identity

Part Number
MIPI C/D-PHY Combo Rx IP in 12FFC
Vendor
T2M GmbH
Type
Silicon IP

Standards & Interfaces

MIPI PHY
MIPI D-PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

T2M GmbH
HQ: Germany
Contact T2M GmbH

Learn more about MIPI PHY IP core

Super Edge Medical SoC (SEMC)

Post Covid 19, the biggest bet for revival of the industry is on 5G proliferation across the world. It is widely expected that 5G’s Enhanced Mobile broadband (eMMB) with speeds as high as 20X of 4G speed, Ultra reliable and Low Latency Communication ( URLLC) and massive Machine type connectivity (mMTC) will transform the world.

Frequently asked questions about MIPI PHY IP

What is MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 12 FFC?

MIPI C/D-PHY Combo Rx IP, Silicon Proven in TSMC 12 FFC is a MIPI PHY IP core from T2M GmbH listed on Semi IP Hub. It is listed with support for tsmc In Production.

How should engineers evaluate this MIPI PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP