What is Radar processing IP suite for Advanced Driver Assistance Systems?
Radar processing IP suite for Advanced Driver Assistance Systems is a Filters Transforms IP core from EnSilica listed on Semi IP Hub.
The eSi-ADAS™ is a suite of radar accelerator IP including a Radar co-processor engine, they enhance the overall performance and …
The eSi-ADAS™ is a suite of radar accelerator IP including a complete Radar co-processor engine, they enhance the overall performance and capabilities of radar systems for automotive, drone and UAV applications that require fast and responsive situational awareness. The IP has been licensed to some of the leading automotive Tier 1 and Tier 2 suppliers and is in production vehicles.
Industry Leading Radar Processing IP Suite
EnSilica Suite of Radar hardware accelerator IPs increase the performance and capability of modern MIMO radar systems. The IP has been licensed by automotive Tier 1s for use in FPGAs and by Tier 2s as the accelerators for Radar baseband ASSPs. A range of hardware accelerator function are available including the following :
The cores have been silicon proven and used in ISO-26262 certified products.
Ultra Fast, Ultra Small & Ultra Low-Power
The compact, low gate-count architecture of the eSi-ADAS co-processor enables the high bandwidth and computationally intensive operations involved in plot extraction and tracking to be quickly and efficiently processed at the radar receiver stage, significantly reducing the load and overhead on the main ADAS system ECU, CPU or DSP and at the same time boosting overall ADAS capabilities.
Operating on range, velocity and angular measurements eSi-ADAS applies advanced digital processing techniques including 3D Fast Fourier Transforms, burst averaging to improve signal-to-noise ratio, Constant False Alarm (CFAR) detection and Kalman Filtering. These operations all take place in real-time to constantly update hundreds of objects and their associated movement.
To provide the most precise plot extraction eSi-ADAS operates in conjunction with a fast chirp capable RF stage and multiple receive channels. EnSilica has implemented its patented techniques to overcome the disadvantages usually associated with processing fast chirp modulation, notably its high computational and memory requirements.
Note: some files may require an NDA depending on provider policy.
Radar processing IP suite for Advanced Driver Assistance Systems is a Filters Transforms IP core from EnSilica listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.