Vendor: Actt Category: GPIO

MCU PAD - SMIC 55nm Eflash

SMIC 55nm LL Silicon Proven View all specifications

Key features

  • 1.8V/3.3V/1.2V power supply can be used
  • ? Including ultra-low leakage MCU I/O total solution
  • ? Supports 1.2V core voltage power off, and get ultra-low leakage
  • ? Provides a wide variety of interrupt I/O for customers to easily communicate with outside
  • world at low power states
  • ? The powerful level shift structure can help customers use fixed internal I/O voltage, but
  • unfixed power voltage for the outside interface
  • ? All I/O support that the voltage of PAD is higher than I/O power
  • ? Based on SMIC 55nm embedded-flash process, supports 1P7M1TM
  • ? DUP structure to help customer reduce cost
  • ? Standard I/O size is 70um*128um
  • ? Built in power-on-control function to prevent chip latch-up potential risk during chip
  • powering up
  • ? ESD specification
  • HBM …….………………………..………..2KV
  • MM …….……………………..…..………..200V
  • CDM …….……………………..…..………500V
  • Latch Up …………………………………...150mA

Benefits

  • Cost saving compared to eflash technology

What’s Included?

  • Technical documents,GDS hard macro to foundry for IP merge

Silicon Options

Foundry Node Process Maturity
SMIC 55nm LL Silicon Proven

Specifications

Identity

Part Number
XRS55NEFLMCUPAD_2KTTB
Vendor
Actt
Type
Silicon IP

Provider

HQ: China

Frequently asked questions about GPIO Pad Library IP cores

What is MCU PAD - SMIC 55nm Eflash?

MCU PAD - SMIC 55nm Eflash is a GPIO IP core from Actt listed on Semi IP Hub. It is listed with support for smic Silicon Proven.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP