Vendor:
Rambus, Inc.
Category:
MACsec
1G to 50G Single-Port MACsec Engine with TSN support
The MACsec-IP-161 is a versatile MACsec solution for silicon devices that require plug-and-play MACsec processing for an Ethernet…
Overview
The MACsec-IP-161 is a versatile MACsec solution for silicon devices that require plug-and-play MACsec processing for an Ethernet port at full line rate. It provides classification, transformation and statistics for the IEEE802.1AE standard MACsec.
Additionally, it supports VLAN-in-clear use cases, IEEE802.3br preemption and Cisco ClearTags protocols. The IP-161 is available in numerous configurations optimized for desired throughput range, number of secure connections and features set. Supplied with software support, the MACsec-161 is the ideal solution for TSN Ethernet PHYs, switches, automotive, 5G SoCs and many other Ethernet-connected applications.
How the MACsec-IP-161 works
The MACsec-IP-161 engine provides complete MACsec processing for a port. A port may process a single stream or an interleaved stream of IEEE802.3br fragments. It contains flexible classifier with a table of programable rules with the programmable actions. The transformation engine supports all features and ciphers of the standard MACsec and VLAN-in-clear extension. The processing results are reflected in the MACsec compliant statistics as additional non-standard counters. The MACsec-IP-161 engine is a basis for building various use cases. Beside traditional point-to-point and point-to-multipoint use cases, it is also deployed in protecting carrier networks with bypass/drop/protect policy that is controlled per VLAN EVC. The engine can be delivered with full Cisco ClearTags support that can be used in combination with preemption. The MACsec-IP-161 can be used in combination with external classifier and accepts secure channel pointer or packet bypass indication.
Key features
- Packet Interface
- Cut-through FIFO interface with frame interleaving for IEEE802.3br
- 128-bit wide
- External classification inputs
- SOP and EOP pass-through bus for side-band information
- Lowest and fixed-latency modes
- SA and classification scaling
- SA (16 to 256)
- TCAM rules (16 to 512)
- Control Interface
- Simple 32-bit interface
- Interrupts
- Protocol Support
- Full IEEE 802.1AE-2018 compliance
- IEEE 802.1AE
- IEEE 802.1AEbn
- IEEE 802.1AEbw
- IEEE 802.1AEcg
- MACsec with up to 4x VLAN-in-clear
- FIPS 140-2 CAVP ready
- Support for basic AES and AEC-GCM transformations
Benefits
- Complete and compliant MACsec Packet Engine for rates from 1GbE to 50GbE with TSN support (including IEEE803.2br).
- All IEEE MACsec standards supported (incl. IEEE802.1AE-2018). Optional Cisco ClearTags.
- Supplied with the Driver Development Kit to accelerate time to market. Rambus offers MACsec Toolkit for IEEE 802.1X key management
What’s Included?
- Packages
- Silicon IP
- Driver Development Kit
- Complete Documentation
- Hardware integration guide
- Hardware and software reference manuals
- Programming guides
- IP-XACT Register description
- Tools and Scripts
- Verilog for synthesis and simulation
- All scripts and support files needed for standard EDA tool flows
Specifications
Identity
Part Number
MACsec-IP-161
Vendor
Rambus, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about MACsec IP core
Rambus Announces Industry-Leading Ultra Ethernet Security IP Solutions for AI and HPC
Rambus, having successfully served the data center, enterprise and infrastructure markets with line rate MACsec and IPsec products (Secure Networking), adds two new solutions for securing UET transport protocol with TSS.
Ultra Ethernet Security: Protecting AI/HPC at Scale
As artificial intelligence and high-performance computing (AI/HPC) reshape industries, the need for robust, scalable, and secure connectivity has never been greater. Built from tightly integrated CPUs, GPUs, and SmartNICs, today’s compute clusters demand high-throughput, low-latency networks that can scale from die-to-die to multi-rack deployments.
Securing the Future of Terabit Ethernet: Introducing the Rambus Multi-Channel Engine MACsec-IP-364 (+363)
The Rambus Multi-Channel Engine MACsec-IP-364 (+363) is purpose-built to meet the demands of next-generation Ethernet. It delivers full line-rate MACsec and optional IPsec support for 1.6T and 3.2T Ethernet ports, offering a highly scalable and configurable solution for securing high-speed data traffic.
Cryptography Does Not Equal Security
At Rambus, we often receive RFIs, RFPs and RFQs for security silicon IP cores to be used in our customer’s next semiconductor product. Such requests often contain a long shopping list of required cryptographic algorithms, their modes of operation, their key lengths or strengths and performance and sizing requirements.
Rambus Announces 2020 Design Summit
Frequently asked questions about MACsec IP cores
What is 1G to 50G Single-Port MACsec Engine with TSN support?
1G to 50G Single-Port MACsec Engine with TSN support is a MACsec IP core from Rambus, Inc. listed on Semi IP Hub.
How should engineers evaluate this MACsec?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MACsec IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.