LPKT Library IPs at SMIC 40ULP Process
M31 offers a variety of cell libraries, including Ultra-High Density Standard Cell Library (HDSC), General Purpose Standard Cell …
Overview
M31 offers a variety of cell libraries, including Ultra-High Density Standard Cell Library (HDSC), General Purpose Standard Cell library (GPSC), Ultra-High Speed Standard Cell library (HSSC), and Low Leakage Standard Cell library (LLSC). The LPKT (Low Power Optimization Kit) enables designers to minimize power consumption and area-saving while sustaining optimal performance in M31 Standard Cell Libraries.
Key features
- Multi-bit flip-flops to save power and area
- Fine grain cells provide a variety of drive strengths to improve design PPA (Power, Performance, Area)
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SMIC | 40nm | ULP | — |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Standard Cell Libraries IP core
M31 Expands Rambus Collaboration, Strengthening Its One-Stop MIPI Subsystem Solution
M31 Reports Nearly Fourfold Growth in Advanced-Node Royalties as Long-Term Investments Begin to Bear Fruit
M31 Board Approves Private Placement to Bring in ASPEED as Strategic Investor
M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
M31 Gains Momentum in Advanced Processes, Targets Double-Digit Growth in 2026
Frequently asked questions about standard cell libraries
What is LPKT Library IPs at SMIC 40ULP Process?
LPKT Library IPs at SMIC 40ULP Process is a Standard Cell Libraries IP core from M31 Technology Corp. listed on Semi IP Hub. It is listed with support for smic.
How should engineers evaluate this Standard Cell Libraries?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.