AMD Receives All Necessary Approvals for Proposed Acquisition of Xilinx
AMD (NASDAQ: AMD) today announced that it has received approval from all necessary authorities to proceed with the acquisition of Xilinx, Inc. (NASDAQ: XLNX).
Vendor:
Xilinx, Inc.
Category:
Channel Coding
LDPC Encoder / Decoder
Forward Error Correction (FEC) codes such as Low Density Parity Check (LDPC) codes provide a means to control errors in data tran…
Overview
Forward Error Correction (FEC) codes such as Low Density Parity Check (LDPC) codes provide a means to control errors in data transmissions over unreliable or noisy communication channels. The LDPC Encoder/Decoder core provides an optimized block for encoding and soft-decision decoding of these codes. Custom and standardized LDPC codes are supported through the ability to specify the parity check matrix through an AXI4-Lite bus.
Key features
- Optimized for 5G Wireless (backhaul and baseband) and DOCSIS 3.1 applications
- Highly configurable codes
- A range of Quasi-Cyclic codes can be configured over an AXI4-Lite interface
- Code parameter memory can be shared across up to 128 codes
- Codes can be selected on a block-by-block basis
- Normalized min-sum decoding algorithm
- Normalization factor programmable (from 0.0625 to 1 in steps of 0.0625) for layers
- Number of iterations between 1 and 63
- Specified for each codeword
- Early termination
- Specified for each codeword to be none, one, or both of the following:
- Parity check passes
- No change in hard information or parity bits since last iteration
- When configured as a decoder, soft or hard outputs
- Specified for each codeword to include information and optional parity
- In- or out-of-order execution of blocks, with user specified ID field to identify blocks
Specifications
Identity
Part Number
EF-DI-LDPC-ENC-DEC-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Channel Coding IP core
AMD Acquisition of Xilinx Heats Up Competition with Intel
AMD’s acquisition of Xilinx in an all-stock transaction valued at $35 billion promises to raise the stakes in the second-ranked CPU maker’s competition with Intel.
AMD and Xilinx Provide Update Regarding Expected Timing of Acquisition Close
AMD (NASDAQ: AMD) and Xilinx, Inc. (NASDAQ: XLNX) today released the following statement related to the status of global regulatory approvals for AMD’s proposed acquisition of Xilinx.
Xilinx Launches Alveo U55C, Its Most Powerful Accelerator Card Ever, Purpose-Built for HPC and Big Data Workloads
Xilinx, the leader in adaptive computing, today at the SC21 supercomputing conference introduced the Alveo™ U55C data center accelerator card and a new standards-based, API-driven clustering solution for deploying FPGAs at massive scale.
Xilinx and Leading Broadcast and AV System and IP Integrators Deliver Complete, Production-Ready Multimedia Streaming End-Point Solutions
Xilinx today announced it is working with its IP and system integrator ecosystem to provide the industry’s first and only production-ready multimedia streaming endpoint solutions for broadcast and professional audio/video (AV) applications.
Resilience in Space: Designing Radiation-Tolerant Systems
Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.
Frequently asked questions about Channel Coding IP cores
What is LDPC Encoder / Decoder?
LDPC Encoder / Decoder is a Channel Coding IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.