Vendor: Proficient Design LLC Category: Test / Debug

JTAG & ACJTAG IP

Most modern systems use high-speed, AC-coupled deferential pairs.

Contact Provider Request Datasheet

Overview

Most modern systems use high-speed, AC-coupled deferential pairs. While 1149.1 is an excellent tool for testing and diagnosing digital systems, it was designed for DC-coupled, TTL-level nets. AC coupling and deferential signals are not compatible with 1149.1. An IEEE working group studied the problem and developed a solution that became IEEE1149.6.
We provide a customized solution for JTAG(1149.1) and ACJTAG(1149.6). The ACJTAG IP provides an interface to connect with the customer's analog transceiver/Phy. In addition, provides AC and DC JTAG testing for the transceiver/Phy.

What’s Included?

  • Items Included: RTL, Testbench, Tests

Specifications

Identity

Part Number
JTG-AJTG-0000
Vendor
Proficient Design LLC
Type
Silicon IP

Provider

Proficient Design LLC
HQ: United States
Contact Proficient Design LLC

Learn more about Test / Debug IP core

Metric Driven Validation, Verification and Test of Embedded Software

Today’s complexity of embedded systems is steadily increasing. The growing number of components in a system and the increased communication and synchronization of all components requires reliable verification, validation and testing of each component as well as the system as a whole. Considering today’s cost sensitivity it is important to find errors as early as possible and to increase the degree of test automation to avoid quality losses because of the increased cost pressure.

Securing Scale-Up AI: Cadence’s Complete UALink Solution

As an early contributor to the UALink ecosystem, Cadence delivers a production-ready solution built for real-world AI deployments. By combining high-performance connectivity IP with integrated security, Cadence enables customers to scale AI infrastructure with confidence.

eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity

In an era defined by rapid technological advancement, embedded interfaces must evolve to meet the demands of smaller form factors, lower power budgets, and diversified use cases. Among these interfaces, eUSB2V2 (Embedded USB 2.0 Version 2) has emerged not just as a legacy-support PHY, but as a strategic enabler of robust, low-power connectivity across next-generation systems-on-chip (SoCs).

PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions

Innosilicon, a leading IP provider, offers a complete PCIe 5.0 solution stack that includes both PHY and controller IPs. Although both layers are crucial to achieving a fully compliant and high-performance PCIe interface, this paper deep dives into the technical challenges of PHY design, highlighting insights drawn from real-world design margins, receiver robustness, and advanced jitter analysis in the context of Gen5 systems.

Frequently asked questions about SerDes Test / Debug IP cores

What is JTAG & ACJTAG IP?

JTAG & ACJTAG IP is a Test / Debug IP core from Proficient Design LLC listed on Semi IP Hub.

How should engineers evaluate this Test / Debug?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Test / Debug IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP