The best of both worlds: Optimizing OCP slave memory behavior
This paper discusses how DesignWare VIP for OCP helps you test the spread of best-case, worst-case memory response.
Vendor:
Synopsys, Inc.
Category:
Bus Fabric
IP Solutions for the AMBA Interconnect
The Synopsys IP solutions for the ARM® AMBA® interconnect include synthesizable IP, verification IP (VIP) and automated assembly …
Overview
The Synopsys IP solutions for the ARM® AMBA® interconnect include synthesizable IP, verification IP (VIP) and automated assembly with Synopsys’ coreAssembler tool. The Synopsys IP for the AMBA interconnect allows designers to rapidly integrate infrastructure components into their systems-on-chip (SoC)
and verify results with less risk and a reduced design cycle. Complementing the synthesizable IP is the VIP for AMBA interconnect, which includes the master, slave and monitor, providing designers with a quick and efficient way to verify AMBA interconnect-based SoCs. The Synopsys coreAssembler tool provides an automated method for assembling and configuring IP in a subsystem and develops an initial verification testbench for both the AMBA 2.0 and AMBA 3 AXI, AMBA 4
AXI and ACE-Lite protocol-based designs. This automation reduces the complexity of designing AMBA-based subsystems and improves overall productivity for faster time-to-results.
and verify results with less risk and a reduced design cycle. Complementing the synthesizable IP is the VIP for AMBA interconnect, which includes the master, slave and monitor, providing designers with a quick and efficient way to verify AMBA interconnect-based SoCs. The Synopsys coreAssembler tool provides an automated method for assembling and configuring IP in a subsystem and develops an initial verification testbench for both the AMBA 2.0 and AMBA 3 AXI, AMBA 4
AXI and ACE-Lite protocol-based designs. This automation reduces the complexity of designing AMBA-based subsystems and improves overall productivity for faster time-to-results.
Benefits
- High-performance, low-latency interconnect fabric for AMBA 3 AXI and AMBA 4 AXI with ACE- Lite support
- Configurable standalone pipelining stage for AMBA 3 AXI and AMBA 4 AXI subsystems
- Configurable multi-layer interconnection matrix
- Bridge from AMBA 3 AXI/AMBA 4 AXI to AMBA 2.0 AHB enables easy integration of legacy AHB designs with newer AXI systems
- Configurable high-performance interface from an AHB master to an AXI slave
- Simplifies the connection of third party/custom master or slave controllers to any AMBA 3 AXI/AMBA 4 AXI fabric
- Configurable vectored interrupt controllers for AHB or APB bus systems
- Verification IP for AMBA 2 AHB/ APB and AMBA 3 AXI/AMBA 4 AXI
Applications
- Imaging processing
- Motion processing
- Speech recognition
- Signal processing
- Filtering
Specifications
Identity
Part Number
dwc_amba_ip_solutions
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Bus Fabric IP core
Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
This paper discusses about the intelligent low power techniques such as context based clock gating and how they are useful for IoT applications. It also describes how it improves the overall power efficiency of the system. The power statistics shared shows how the overall idle power and functional power consumption is significantly reduced. Further we discuss about how it can be combined with few other low power techniques to reduce the overall power
Building a Total Quality Experience into Silicon IP - Delivering DesignWare Silicon IP into SoC Designs
It's time for a new supplier-buyer relationship - SIP vendors must deliver a Total Quality Experience to SIP buyers
Integrating a PCI Express Digital IP Core into a Gigabit Ethernet Controller
This paper discusses the integration and system verification challenges encountered when integrating a PCI Express digital intellectual property (IP) core into a Gigabit Ethernet design
Enabling Rapid Adoption of the AMBA 3 AXI Protocol-based Design with Synopsys DesignWare IP
The DesignWare® IP solution for the AMBA 3 AXI protocol enables designers to quickly and easily integrate the high-speed protocol into their (SoC) designs, while reducing risk and speeding time to results
Selecting PCI Express IP for Your Design
This application note provides you with a very brief introduction to the emerging PCI Express protocol and explains how selecting the right digital and mixed signal IP can accelerate the implemention of this new standard into your designs.
Frequently asked questions about On-Chip Bus IP cores
What is IP Solutions for the AMBA Interconnect?
IP Solutions for the AMBA Interconnect is a Bus Fabric IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Bus Fabric?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.