UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
Vendor:
Low Power Futures
Category:
Protocol Bridge
IP Platform for Multiprotocol IoT Gateway
The LP1-300 IP Platform is a rich gateway platform for IoT.
Overview
The LP1-300 IP Platform is a rich gateway platform for IoT. It consists of a Bluetooth 5.2 Low Energy and BR-EDR Controllers and an 802.15.4 MAC and PHY layers. It also includes a sensor fusion IP, a low power Neural Net Processor. The LP1-300 IP Platform is designed to bring secure wireless connectivity to various IoT application, including smart home, automotive, industrial IoT and consumer electronics.
The LP1-300 IP Platform is fully integrated and is portable to different embedded processors. It can be smoothly integrated into an SoC or used as the main foundation of a standalone SoC.
The LP1-300 IP Platform is fully integrated and is portable to different embedded processors. It can be smoothly integrated into an SoC or used as the main foundation of a standalone SoC.
Key features
- LE 5.2 CONTROLLER :
- GFSK modem @ 2.4GHz (1M Uncoded PHY, 2M Uncoded PHY, 1M Coded PHY)
- Bitstream Processing (FEC convolutional encoder/decoder, Data whitening, CRC, AES CCM)
- Constant Tone Extension (IQ Sampling)
- Channel Selection Algorithm for connection events and sub events
- Broadcast Isochronous Stream
- Connection Supervision
- Link Layer Firmware and HCI
- BR-EDR CONTROLLER :
- Basic rate
- Enhanced Data rate
- Bitstream Processing (FEC 1/3 and 2/3 coding rates, FEC convolutional, Data whitening, CRC, HEC, Access Code Generation, AES CCM))
- Connection Supervision
- ESCO support
- Link Manager Firmware and HCI
- IEEE 802.15.4 CONTROLLER :
- BPSK (20 Kbps @ 868 MHz, 40 Kbps @ 915 MHz
- OQPSK (250 Kbps @2450 MHz/2380 MHz, 250 Kbps @ 915 MHz, 100 Kbps @ 868 MHz)
- GFSK (100 Kbps @968 MHz)
- Other optional modulation support
- Bitstream processing (Channel coding, CRC, AES-CCM)
- MAC Firmware
- NEURAL NETWORK PROCESSOR :
- Fully programmable
- Int16
- Fixed Point
- FP16
- Built-in prescaling and denormalization
- SENSOR FUSION :
- Kalman Filter Accelerator
- Convolutional Neural Network
- SECURITY ACCELERATOR :
- Protocol Supported : ECDHE, ECDSA
- Acceleration units : ECC-233, SHA256, AES 128
- TRNG
- AMBA standard interface : AXI/AHB/APB
Benefits
- Power and area-optimized
- Fully integrated for better portability to different embedded processors, including ARM and RISCV
- Built for smooth integration into an SoC or used as the main foundation of a standalone SoC
- Support for highly-differentiating products at a lower cost and time-to-market
- Complete UVM Verification environment
- End-to-end FPGA Validation Platform validated with qualified certification tools
Applications
- Smart Home
- Automotive
- Industrial IoT
- Consumer Electronics
What’s Included?
- Delivered as Soft or Hard IP
- Link Layer, Link Controller, MAC Firmware and HCI
- FPGA Validation Platform
- UVM Test Bench
- Technical Specifications
- Integration Manual
Specifications
Identity
Part Number
LP1-300
Vendor
Low Power Futures
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Canada
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures
Synthesizable verification IP speeds design cycle
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.
Frequently asked questions about Protocol Bridge IP cores
What is IP Platform for Multiprotocol IoT Gateway?
IP Platform for Multiprotocol IoT Gateway is a Protocol Bridge IP core from Low Power Futures listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.