IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
Certus Semiconductor has a long history of working across a broad range of technology nodes from 180nm down to the latest FinFet …
Overview
Certus Semiconductor has a long history of working across a broad range of technology nodes from 180nm down to the latest FinFet offerings. Our I/O solutions include 1.8V & 3.3V GPIO, I2C, SMBUS, open-drain, RGMII, SD, LVDS, HDMI and more.
Drawing from this rich database, Certus has a starting point from which we can create any custom additions you may need. Our building-block design style also enables us to configure our IOs to fit a variety of cell sizes, aspect ratios, pad arrangements and packages. We work closely with our clients to provide tailored solutions affordably and with fast turnaround.
Built into our IO libraries, and also offered as a separate service, is our strong ESD expertise. Certus was founded by ESD engineers and our results speak for themselves. Not only do we address standard ESD such as HBM and CDM, but we can also provide on-chip solutions for standards such as IEC-61000-4-2, system-level ESD and Cable Discharge Events (CDE).
Key features
- Certus offers dedicated 1.8V, 3.3V and switchable 1.8V/3.3V General-Purpose IO (GPIO) solutions.
- GPIO features include:
- Dedicated 1.8V & 3.3V cells or dynamically switchable 1.8V/3.3V cell
- Multiple drive strengths (dedicated cells or selectable)
- Supply sequence independence
- Output enable / disable (HiZ when disabled)
- Schmitt trigger input
- Selectable pull-up or pull-down resistor
- Flexible metal stack and cell pitch variations
- Wirebond & Flip-Chip support
- I2C / SMBUS Open-Drain I/O features include:
- Up to 5V external supply support
- Hysteresis input
- Power sequence independence
- External resistor support of 1K-50K Ohm
- Fail-safe protection
- 2KV HBM, 500V CDM
- Also DDC, CEC and HPD compliant
- LVDS I/O features include:
- Output enable (TX)
- Input enable (RX)
- Internally generated common mode reference (no external pin required)
- Built-in 100? RX termination resistor
- Fault-safe mode for shorted or open RX pins
- Power-on sequence independence
- ESD protection of 2KV HBM, 500V CDM
Block Diagram
Benefits
- High confidence level for first time-right IC ESD design backed by SPICE simulation, optimization and verification methodology including HBM & CDM specifications
- Highly area-efficient solutions allowing for IO height reductions of typically > 20% compared to standard foundry IOs
- Portable & foundry proven
- Si product proven IP in most advanced CMOS from 180nm down to 12nm
- Uniform ESD protection levels with more effective CDM protection
- Standard, full custom libraries plus IO template library offering
- Fast turnaround custom IO library designs
What’s Included?
- GDS
- CDL netlist
- Verilog stub
- Verilog behavioral model
- LEF
- Liberty Timing Files
- IBIS (option)
- Electrical datasheet
- User guide and application notes
- Consulting and Support
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 28nm | 28nm 280 nm | — |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Analog IP core
Understanding security certification and how analog IP can help
A 32-channel event-based bio-signal analog front-end with adaptive delta and pulse frequency encoding
Understanding all costs involved in analog ASIC development
Why DACs are so crucial in modern chip design
Providing protection against EMFI attacks
Frequently asked questions about Analog I/O Pad Library IP cores
What is IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes?
IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes is a Analog IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this Analog?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.