High-Speed Test IO: Addressing High-Performance Data Transmission And Testing Needs For HPC & AI
Maximize limited package pins with IO that can act as high-speed test ports then be reused as low-power GPIOs during field operation.
Vendor:
Synopsys, Inc.
Category:
High-Speed
IO 3.3V LVDS Rx in GF (12nm)
Synopsys Low Voltage Differential Signaling (LVDS) I/O library is a high-frequency interface that uses differential signals for d…
Overview
Synopsys Low Voltage Differential Signaling (LVDS) I/O library is a high-frequency interface that uses differential signals for data transmission. A few typical LVDS I/O applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES. Synopsys LVDS I/O library is used to build an LVDS-based interface for high-speed interconnect applications. This library is designed to optimize I/O performance with a core voltage of 0.75 V and supports an I/O supply voltage of 1.2V/1.5 V. The library contains a transmitter, a receiver, and a bandgap reference circuit that is used to supply the current reference for the transmitter/receiver. The LVDS I/O library is compatible with the IEEE standard 1596.3-1996 and TIA/EIA - 644 -A
Key features
- Maximum operating speed: up to 3.4GBPS
- Compatibility with TIA/EIA - 644-A for greater interoperability
- Loop back option supported for both Pre/Post driver in LVDS TX
- HBM 2KV, CDM 500V (up to 7A)
- Silicon validated IP
- Automotive G1/G2 supported, ASIL-B certified
- Designed to support multiple metal stack options
- Support for flip-chip & wirebond packaging
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 12nm | LP | Available on request |
Specifications
Identity
Part Number
dwc_io_in_3p3v_lvds_rx
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about High-Speed IP core
Reduce Integration Risks for High-Speed Applications with PCIe 5.0-Compliant Synopsys IP
Richard Solomon, Synopsys
Addressing Signal and Power Integrity for High-Speed Data Center Applications
Pavani Jella, Sr. Staff Product Manager, Synopsys EDA Group
Synopsys Advances Die‑to‑Die Connectivity with 64G UCIe IP Tape‑Out
Discover Synopsys 64G UCIe IP for energy-efficient, high-bandwidth die-to-die connectivity in advanced multi-die AI and HPC designs.
Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
Discover Synopsys’ first complete UFS 5.0 and M‑PHY v6.0 IP solution for high-speed, efficient storage in mobile, automotive, and AI-enabled systems.
Securing UALink: Introducing Synopsys UALinkSec_200 Security Module
Secure high-speed data with Synopsys UALinkSec_200 - confidentiality, integrity, and performance for scalable AI data center infrastructures.
Frequently asked questions about High-Speed I/O Pad IP
What is IO 3.3V LVDS Rx in GF (12nm)?
IO 3.3V LVDS Rx in GF (12nm) is a High-Speed IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for globalfoundries Available on request.
How should engineers evaluate this High-Speed?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this High-Speed IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.