Vendor: Analog Bits Inc. Category: Voltage Reference

Integrated Bandgap and Current Reference on TSMC CLN6FF

The Integrated Bandgap with Dual Voltage Outputs macro comprehensively addresses typical SOC voltage reference needs in a fully i…

TSMC 6nm N6FF View all specifications

Overview

The Integrated Bandgap with Dual Voltage Outputs macro comprehensively addresses typical SOC voltage reference needs in a fully integrated easy-to-use macro. The Integrated Bandgap with Dual Voltage Outputs macro is fullyasynchronous with hot outputs, so requires no clock or other synchronizing signal to work correctly. There are two outputs provided, one supplying a nominal 0.8V and one supplying a nominal 1.0V. When disabled they supply 0V. The macro also includes an integrated ESD for the analog VDDA supply.

Specifications Description Symbol Min Typ Max Units Pre-Trim Voltage Accuracy (±1 σ) - +0.7 % Post-Trim Voltage Accuracy @ 45°C - +0.5 % Post-Trim Voltage Accuracy @ 25°C - +0.6 % Output voltage error per uA load - 2.5 mV/uA Voltage at VOUT08 VOUT(0.8) 0.8 V Voltage at VOUT10 VOUT(1.0) 1.0 V Startup Time TSETTLE 10 us Area A 0.015 sq.mm Dynamic Power (Digital) IDD(D) 0.4 1.2 uA Dynamic Power (Analog) IDD(A) 261.9 325.0 uA Static Power (with ENA=0) (Digital) IDDQ(D) 0.4 1.2 uA Static Power (with ENA=0) (Analog) IDDQ(A) 0.7 15.2 uA Operational Voltage (Digital) VDIG 0.60 0.75 0.95 V Operational Voltage (Analog) VANA 1.62 1.8 1.98 V Operational Temperature TOP -40 25 125 C Table 1: Specifications

Key features

  • Easy to integrate with no additional components or special power requirements
  • Easy to use and configure
  • Low power consumption
  • Implemented with Analog Bits’ proprietary architecture
  • Requires no additional on-chip macros, minimizing power consumption

Silicon Options

Foundry Node Process Maturity
TSMC 6nm N6FF

Specifications

Identity

Part Number
Integrated Bandgap and Current Reference on TSMC CLN6FF
Vendor
Analog Bits Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Voltage Reference IP core

Analog and Power Management Trends in ASIC and SoC Designs

The design of modern Application Specific Integrated Circuits (ASICs) and Systems on a Chip (SoCs) in advanced process nodes can be differentiated by the on-die integration of analog functions, such as power management. Vidatronic offers this white paper to give some historical background on this trend and delve specifically into the integration of power management. Vidatronic IP solutions and the benefits they bring to ASIC and SoC designers are discussed.

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Silicon Qualified SuperViC: the only way to safe SoC integration

System integrators often encounter problems on application boards too late in the design cycle, when bringing together Virtual Components (ViCs of silicon IPs) into a system. Some ViC performances may be degraded at higher levels (SoC and PCB), and thus the final system does not perform as well as expected. In other words, assembling high-performance ViCs together does not guarantee high-performance SoCs or systems when fundamental integration aspects are not addressed or key issues are violated during the integration process.

Analog IP Reuse in Nano Technologies

Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies.

Frequently asked questions about Voltage Reference IP cores

What is Integrated Bandgap and Current Reference on TSMC CLN6FF?

Integrated Bandgap and Current Reference on TSMC CLN6FF is a Voltage Reference IP core from Analog Bits Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Voltage Reference?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Reference IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP