Vendor: Continuous-bits Ltd. Category: Channel Coding

IEEE 802.15.3c Irregular LDPC(672,336), LDPC(672,504), LDPC(672,588) encoder and decoder

IEEE802.15.3c irregular LDPC(672,336), LDPC(672,504), LDPC(672,588) encoder and decoder.

Contact Provider Request Datasheet

Overview

IEEE802.15.3c irregular LDPC(672,336), LDPC(672,504), LDPC(672,588) encoder and decoder.

The implementation provides: (a) High throughput. Datarates
higher than the raw data rates of single carrier (SC) PHY
mode, and high speed interface (HSI) PHY mode; (b) Low-power
consumption and logic controlled gated clocks; (c) High silicon
utilization and reduced gate count; and (d) Low error rates with
both fine and coarse signal quantization.

Please contact Continuous-bits for the other variant availability (LDPC(1440,1344) ).
 

Key features

  • Belief-propagation iterative decoding
  • Pipeline design, 4 clocks perdecoding iteration
  • Single clock synchronous design; registered inputs and outputs;
  • Single-port memories only
  • Portable to all ASIC technologies
  • On-the-fly configuration, with each codeword, of code rate and maximal number of iterations to simplify the use with unequal error protection (UEP) MSC.
  • Continuous monitoring of convergence enables early stop of iterations when a codeword is found
  • Low power design. Dedicated logic gates the clock to parts of decoder when no data is available for decoding

Specifications

Identity

Part Number
Cb-LDPC-802.15.3cIrr
Vendor
Continuous-bits Ltd.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Continuous-bits Ltd.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is IEEE 802.15.3c Irregular LDPC(672,336), LDPC(672,504), LDPC(672,588) encoder and decoder?

IEEE 802.15.3c Irregular LDPC(672,336), LDPC(672,504), LDPC(672,588) encoder and decoder is a Channel Coding IP core from Continuous-bits Ltd. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP