DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Vendor:
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Category:
DAC
IBM 65nm 24bit Sigma-Delta DAC
The I65GV25_DAC_01 specifies the design of a high-performance 24-bit stereo Audio DAC for portable digital audio systems.
Overview
The I65GV25_DAC_01 specifies the design of a high-performance 24-bit stereo Audio DAC for portable digital audio systems. The DAC within the specification uses sigma-delta technique, and the output analog signals including stereo output are single-ended,. The internal stereo headphone amplifier is capable of driving 16Ω load.
Key features
- Single-ended DAC --THDN:-86dB --Dynamic Range, SNR: 95dB
- Audio Serial Interface: --32bit word length --I2S mode
- 2-wire Serial Control Interface
- Master Clock is 256*fs@8kHz to 48kHz /128*fs@96kHz and 192kHz
- Sampling Rates --8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz,96kHz and 192kHz
- Power Supply --1V Core Digital Supply typ. --2.5V Pad and Analog Supply typ. (2.25-2.75)
- Highly Efficient Linear Headphone Amplifier
- Internal PLL as the Audio DAC Master Clock Generator
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| IBM | 65nm | LPe | Silicon Proven |
Specifications
Identity
Part Number
I65GV25_DAC_01
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP
Analog
Resolution bits
24 Bit
Provider
Learn more about DAC IP core
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
DAC: The View from Wall Street
DAC Panelists Discuss Emulation's Versatility & Various Use Models
Lauro Rizzatti, Verification Consultant
Frequently asked questions about DAC IP cores
What is IBM 65nm 24bit Sigma-Delta DAC?
IBM 65nm 24bit Sigma-Delta DAC is a DAC IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for ibm Silicon Proven.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.