Vendor: Xilinx, Inc. Category: Test / Debug

IBERT for 7 Series GTX Transceivers

The customizable LogiCORE™ IP Integrated Bit Error Ratio Test (IBERT) core for 7 series FPGA GTX transceivers is designed for eva…

Overview

The customizable LogiCORE™ IP Integrated Bit Error Ratio Test (IBERT) core for 7 series FPGA GTX transceivers is designed for evaluating and monitoring the GTX transceivers. This core includes pattern generators and checkers that are implemented in FPGA logic, and access to ports and the dynamic reconfiguration port attributes of the GTX transceivers. Communication logic is also included to allow the design to be run time accessible through JTAG. This core can be used as a self-contained or open design, based on customer configuration, and as described in this document.

Key features

  • Provides a communication path between the Vivado™ serial I/O analyzer software and the IBERT core
  • Provides a user-selectable number of 7 series FPGA GTX transceivers
  • Transceivers can be customized for the desired line rate, reference clock rate, reference clock source, and datapath width
  • Requires a system clock that can be sourced from a pin or one of the enabled GTX transceivers

Specifications

Identity

Part Number
IBERT for 7 Series GTX Transceivers
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: USA

Learn more about Test / Debug IP core

Resilience in Space: Designing Radiation-Tolerant Systems

Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.

Frequently asked questions about SerDes Test / Debug IP cores

What is IBERT for 7 Series GTX Transceivers?

IBERT for 7 Series GTX Transceivers is a Test / Debug IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Test / Debug?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Test / Debug IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP