Vendor: Innosilicon Technology Ltd Category: I2C / I3C

I3C

The’s I3C (Improved Inter Integrated Circuit) is enhanced with I2C protocol and is compatible with I2C.

Overview

The’s I3C (Improved Inter Integrated Circuit) is enhanced with I2C protocol and is compatible with I2C. It adds new functions, including higher transmission speed, in-band interrupt, CRC check, and so on. Now, the I3C protocol is divided into MIPI and JEDEC. Usually, MIPI I3C is applied in sensor/IoT data transmission, and JEDEC I3C is applied in storage chip configuration.

The I3C IP supports I3C master/slave functions, compliant with JESD403-1B and MIPI I3C. Users read and write the internal registers through the APB3.0 interface, and DMA is also supported for the internal data buffer write or read. I3C Master converts the parallel data, which are configured by the users, into SDL/SDA serial data. At the same time, I3C Slave converts the data of register reading and writing into SCL/SDA.

Key features

  • Supports two-wire serial interfaces: SDA/SCL
  • Supports primary master/slave only or dynamic configuration
  • Supports secondary master
  • Compliant with JESD403-1B and MIPI_I3C_Specification_V1.0
  • Supports independent data and command buffers, configurable in-depth
  • Supports working as the master device, providing a special buffer to obtain the device's characteristic information
  • Supports single command 65536 write/read bytes
  • Supports in-band interrupt with or without data
  • Backward compatible with I2C
  • Supports SCL frequencies up to 12.5MHz in I3C mode
  • Supports CRC/Parity check
  • Supports mixed fast bus for lower effective rate
  • Supports broadcast and directed CCC transfer
  • Supports private write and read
  • Supports interrupt interface, used to report the interrupt to the software
  • Supports DMA handshaking interface or internal DMA for data buffer
  • Supports APB3.0/4.0 for configuration and AHB/AXI interface for IP internal DMA
  • The configuration clock and core clock can be synchronous or asynchronous

Block Diagram

Benefits

  • High speed
  • High efficiency
  • High reliability
  • Low power consumption

What’s Included?

GDSII Layout and layer map for foundry merge

Place and Route LIB and LEF views for the AFE

LVS and DRC verification reports

  • Databook
  • Integration Guidelines
  • Soft driver design Guidelines
  • Frontend simulation environment and reports/Guidelines
  • If customers expect us to provide Backend and Layout service, the following additional deliverables will be included:

Specifications

Identity

Part Number
I3C
Vendor
Innosilicon Technology Ltd
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is I3C?

I3C is a I2C / I3C IP core from Innosilicon Technology Ltd listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP