The I²C master core is a simple I²C master that provides a link between the I²C bus and the AMBA APB.
The I²C master core is a simple I²C master that provides a link between the I²C bus and the AMBA APB.
The I²C-master core is a modified version of the OpenCores I²C-Master where the WISHBONE interface has been replaced with an AMBA APB interface. The core is compatible with Philips I²C standard and supports 7- and 10-bit addressing. Standard-mode (100 kb/s) and Fast-mode (400 kb/s) operation are supported directly.
Note: some files may require an NDA depending on provider policy.
I²C Master is a I2C / I3C IP core from Frontgrade Gaisler listed on Semi IP Hub.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.