Vendor: ASICS World Services, LTD. Category: I2C / I3C

I2C Master and Slave

I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices.

Overview

I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. It is most suitable for applications requiring occasional communication over a short distance between many devices. The I2C standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously.

The interface defines 3 transmission speeds:

  • Normal: 100Kbps
  •  Fast: 400Kbps
  •  High speed: 3.5Mbps

Key features

  • Compatible with Philips I2C standard
  • Multimaster Operation
  • Software programmable clock frequency
  • Clock Stretching and Wait state generation
  • Software programmable acknowledge bit
  • Interrupt or bit-polling driven byte-by-byte data-transfers
  • Arbitration lost interrupt, with automatic switching from master to slave
  • Called as Slave interrupt
  • Start/Stop/Repeated Start generation
  • Acknowledge bit generation/detection
  • Start/Stop detection
  • Bus busy detection
  • Supports 7 and 10bit addressing mode in both master and slave modes
  • Operates from a wide range of input clock frequencies
  • Static synchronous design
  • Fully synthesizable

Specifications

Identity

Part Number
I2C
Vendor
ASICS World Services, LTD.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about I2C / I3C IP core

High Speed Data Recorder

A new IP Core from ASICS World Services, provides a complete high speed data recorder, in one easy to use block.

SATA Connectivity solutions for Xilinx FPGAs

This Whitepaper gives an overview over the Serial ATA (SATA) protocol and the implications when integrating SATA into an FPGA-based programmable system. Besides details of the different protocol layers, we will discuss the hardware and software components for building a complete, reliable, high-performance SATA solution by utilizing a design platform from Missing Link Electronics (MLE).

ASICS World Services Achieves Compliance Certification for it's SATA Host IP Core

SICS World Services, Ltd. is proud to announce that it is one of the first companies to achieve Compliance Certification for it's SATA Host IP Core. The SATA I/II/III Host Controller IP Core is a full featured SATA Host controller, that provides auto-speed negotiation, various power modes, as well as native and legacy software interfaces.

ASICS World Services Announces USB 3.0 Device IP Core

ASICS World Services, LTD. today released it's USB 3.0 Device IP Core. The USB 3.0 Device IP Core, supports SuperSpeed transfer speeds of 5Gbit/sec., and can be implemented in any technology, from FPGA to full custom ICs. Direct support is provided for Xilinx Virtex 5 FPGA with GTX transceiver, offering a true single chip solution, without the need for external PHYs. This IP Core also features an industry standard PIPE PHY interface for integration with 3rd party PHYs.

Frequently asked questions about I2C / I3C IP cores

What is I2C Master and Slave?

I2C Master and Slave is a I2C / I3C IP core from ASICS World Services, LTD. listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP