Vendor: EnSilica Category: Symmetric Crypto

High Throughput AES

This is a pipelined high throughput AES core capable of starting a new encryption every clock cycle.

Overview

This is a pipelined high throughput AES core capable of starting a new encryption every clock cycle. It is intended for both ASIC and FPGA target technologies. The core supports all key sizes 128, 192 and 256 and the key size can be selected per encryption cycle.

Key features

  • Optimised for both ASIC and FPGA targets
  • Per packet dynamic selection of key size
  • Fully synchronous
  • Verilog RTL
  • Latency of 15 clock cycles
  • New encryption per clock cycle
  • Supports counter mode

Benefits

  • Achieves the highest throughput on both both ASIC ans FPGA targets
  • Fully tested against NIST test suite

What’s Included?

  • RTL source code
  • Testbench
  • Synthesis and STA scripts
  • Comprehensive documentation

Specifications

Identity

Part Number
eSi-AES-HT
Vendor
EnSilica
Type
Silicon IP

Security

Crypto Algorithm
AES

Provider

HQ: UK

Learn more about Symmetric Crypto IP core

RoT: The Foundation of Security

The goal of this white paper is to provide a primer introduction to RoT and how to choose a right RoT as the trust anchor for a novel hardware based security architecture

Frequently asked questions about Symmetric Cryptography IP cores

What is High Throughput AES?

High Throughput AES is a Symmetric Crypto IP core from EnSilica listed on Semi IP Hub.

How should engineers evaluate this Symmetric Crypto?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Symmetric Crypto IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP