Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
RiVAI Technology Co., Ltd.
Category:
CPU
High performance dual-issue, out-of-order, 7-stage pipeline superscalar core
RiVAI-R1 is a dual-issue, Out-of-Order execution, 7-stage pipeline, 32-bit RISC-V CPU core IP that supports the RV32IMFAC instruc…
Overview
RiVAI-R1 is a dual-issue, Out-of-Order execution, 7-stage pipeline, 32-bit RISC-V CPU core IP that supports the RV32IMFAC instruction sets, as well as partial P extension. It is a real-time high-performance CPU IP, which can boost the performance of voice, audio, video, image and AI processing. Its “F” extensions support IEEE 754-compliant single precision floating point instructions, as well. Including register renaming, the memory access width is 256 bits. This greatly enhances memory bandwidth and reduces memory latencies for applications with intensive memory accesses. In addition, RiVAI-R1 features an advanced low-power, dynamic branch-prediction mechanism for efficient branch execution, instruction and data caches, local memories, and ECC error protection. It also includes a vectored and preemptive interrupt controller to serve diversified system events, an AHB bus, rich power management, and JTAG debug and trace interface for software development support.
Key features
- Dual-issue, out-of-order CPU architecture with a 7-stage pipeline.
- 32-bit RISC-V ISA, supporting RV32IMA(F)C sets, and partial P extension.
- 256-bit data bus and Load/Store architecture.
- Supports 16-bit, 32-bit fixed-point number operation, including integer and Q types.
- Optional single-issue/multi-issue micro-architecture, partial sequential issue and OOO execution.
- Equipped with instruction prefetch unit and dynamic branch prediction unit (BTB, BHT, RAS, JAL).
- Supports Physical Memory Protection (PMP).
- Supports Platform-Level Interrupt Controller (PLIC), 64 interrupts.
- Supports fast interruption and fast access to achieve more efficient real-time operation.
- Two privileges: Machine(M), User(U), and optional Supervisor(S) privilege.
- External AHB bus, 256-bit, RiVAI-R1 core can be either master or slave.
- Supports RISC-V debugging standard spec, supports JTAG.
- Flexible parameterized configuration:
- I-Cache/D-Cache space size
- ITCM/DTCM space size
- L2 SRAM size
- The number of interrupts
- Optional Floating-point unit (FPU)
- Optional Memory management unit (MMU)
Block Diagram
Rivai R1 block diagram
Benefits
- Design Flexibility
- The RISC-V ISA offers a compelling level of flexibility, and RiVAI has capitalized on this with our product portfolio. The RiVAI-R1 CPU processor IP is able to build fit-for-purpose products that align with customer requirements and application workloads, with its easy arrangement of preemptive interrupts, size of I-Cache/D-Cache or ITCM/DTCM and L2 SRAM, and other optional modules like FPU, MMU…, thus, taking us further into the higher performance DSP market space.
- Portability
- One of the most unique and powerful capabilities of the RISC-V Vector Extension is that the ISA is vector-length agnostic. This means that code written for a RiVAI-V1 vector processor can run on any compatible RISC-V vector ISA processor, so it’s possible to experiment with different vector sizes to achieve the perfect balance of performance, power, and area for different application workloads, and projects are easily portable between processors and applications.
- Ease of programmability
- The RiVAI-R1 CPU processor’s new solution integrates a superscalar unit in a SOC, using the same set of software development tools, which makes it very easy to write code; This solution replaces the chaotic situation of incompatibility between multi-IP vendors and multiple development platforms.
- Use of standard software
- RVV is an open standard, and much of the code written for RVV will be available in the open- sources domain. This allows developers to access the large and growing ecosystem of RVV-based algorithms, along with access to a full range of open source and commercial grade tools for compilation, modeling, debug, and trace. These standard and stable algorithms developing methods can greatly reduce development costs, allowing developers to quickly move to the market.
- Power and performance efficiency
- The flexibility and scalability of the RISC-V architecture makes it easy for RiVAI-R1 to build fit-for-purpose products for customers. The optimal system design, which is based on domain specific application (DSA), achieves the right balance of performance for the application workload within a defined power constraint. By selecting single-core, multi-core, or multi-clustered systems, the RiVAI Vector solution provides different vector/scalar/multi-core combined processor IPs on demand, helping customers achieve maximum performance efficiency while balancing their minimum area and power requirements.
Applications
- Networking and Communications, industrial control.
- Advanced Driver-Assistance Systems.
- Smart wireless switch/router; data center, storage.
- Consumer Electronics, Motor Control…
- High-performance embedded
What’s Included?
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Specifications
Identity
Part Number
Rivai R1
Vendor
RiVAI Technology Co., Ltd.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
China, ??
Learn more about CPU IP core
Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.
ChiPy®: Bridge Neural Networks and C++ on Silicon — Full Inference Pipelines with Zero CPU Round-Trips
The ChiPy DSL is Quadric's Python framework for building complete on-chip pipelines. Using YOLOX-M as a case study, we show how backbone inference, box decoding, and NMS run entirely on the Chimera GPNPU — no host CPU intervention, no DDR round-trips, just Python compiled to silicon.
Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
As part of the new Arm Lumex compute subsystem (CSS) platform, the Arm C1 CPU cluster – the first built on the Armv9.3 architecture – is the next evolution of our highest performing CPU cluster for consumer devices, designed to unleash the full potential of on-device AI and elevate the user experience.
Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection
Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.
Introducing Cortex-A320: Ultra-efficient Armv9 CPU Optimized for IoT
Unlock ultra-efficient performance, advanced AI processing, and robust security with the Cortex-A320—designed to power the future of IoT and edge AI innovation.
Frequently asked questions about CPU IP cores
What is High performance dual-issue, out-of-order, 7-stage pipeline superscalar core?
High performance dual-issue, out-of-order, 7-stage pipeline superscalar core is a CPU IP core from RiVAI Technology Co., Ltd. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.