Vendor: BTREE Co,LTD Category: Image Conversion

High Dynamic Range

HDR improves the visibility of the output image compared to the input images by increasing the contrast of the image/video reprod…

Contact Provider Request Datasheet

Overview

HDR improves the visibility of the output image compared to the input images by increasing the contrast of the image/video reproduced on the display. BTREE's HDR algorithm automatically analyzes the input image/video and calculates the brightness value for each region. User can control the strength of the HDR output and select the region to apply the HDR.

Key features

  • Configurable Maximum Display Resolution :
    • FHD/QHD
  • 2 BUS / 4 BUS of Interface
  • 10 bit of Bit Processing
  • ROI Support :
    • Region of Interest
  • Automatic Generation of HDR Gain Curve
  • Increased Visibility due to Increased Dynamic Range on Screen

Block Diagram

HDR block diagram

Benefits

  • Low H/W Cost
  • 10 bit Single Frame HDR
  • Easy to Tune
  • Power Saving

What’s Included?

  • IP Specification
  • Encrypted RTL Source Code IP Core
  • Comprehensive Integration Guide
  • Technical Support and Maintenance Updates

Specifications

Identity

Part Number
HDR
Vendor
BTREE Co,LTD
Type
Silicon IP

Videos

BTREE HDR IP (DDI IP)
HDR improves the visibility of the output image compared to the input images by increasing the contrast of the image/video reproduced on the display. BTREE’s HDR algorithm automatically analyzes the input image/video and calculates the brightness value for each region. Users can control the strength of the HDR output and select the region to apply the HDR.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

BTREE Co,LTD
HQ: Republic of Korea
Contact BTREE Co,LTD

Learn more about Image Conversion IP core

Enabling AI Vision at the Edge

Computer vision has made tremendous advances in the last several years due to the proliferation of AI technology. The intersection of big data and massive parallel computing changed the way in which machines are programmed to understand unstructured 2D and 3D data, such as video feeds from cameras.

Nextreme Structured ASICs: An alternative for designing cost-optimized ARM926EJ processor-based embedded systems

Traditional IC design options that embedded system designers have had to choose from include fixed hardware devices such as standalone microprocessors, microcontrollers and ASSPs or configurable hardware devices such as FPGAs and cell-based ASICs. In this paper we present a new design option called Nextreme Structured ASICs which provide embedded system designers with a compelling alternative to custom embedded system design.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Viewpoint: Opportunity to win on different design fronts

Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.

Frequently asked questions about image conversion IP cores

What is High Dynamic Range?

High Dynamic Range is a Image Conversion IP core from BTREE Co,LTD listed on Semi IP Hub.

How should engineers evaluate this Image Conversion?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Image Conversion IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP