Vendor: Chips&Media, Inc. Category: Video Processing

HEVC/AVC Dual-core Video Encoder HW IP

WAVE663 is a 4K/8K multi-standard video encoder HW IP that supports HEVC/H.265 and AVC/H.264 video codec standards.

Contact Provider Request Datasheet
H.264 / AVC View all specifications

Overview

WAVE663 is a 4K/8K multi-standard video encoder HW IP that supports HEVC/H.265 and AVC/H.264 video codec standards. It provides 4K120fps@500MHz or 8K60fps@1GHz real-time encoding performance with a dual-core solution.

WAVE663 is based on WAVE6 architecture which is the latest C&M video architecture. WAVE6 architecture is designed to cover a wide range of requirements from customers who are looking for high-performance and high-quality encoder IP. In order to achieve improved encoding image quality, WAVE6 encoding tools have been enhanced from WAVE5 encoding tools. The additional improvements in WAVE6 architecture are shown in the following as well:

? Improved bandwidth efficiency
? Reduced external memory size & latency during the encoding process
? Competitive IP size & single-clock domain design

WAVE663 is a favorable video IP solution for edge servers (video transcoding, data center, video analytics), mobile devices, GPU, automotive, surveillance, AR/VR, and various consumer devices.

Key features

  • Video Codec Standard
    • HEVC: Main/Main10 profile @ L6 High tier
    • AVC: Baseline/Constrained Baseline/Main/High/High 10 profile @ L6 (Interlaced coding tools are not supported)
  • Performance
    • 4K120fps@500MHz or 8K60fps@1GHz
    • Max resolution: 8192 x 8192
    • Min resolution: 256 x 128
    • Bit depth: 8-/10-bit depth
  • Features
    • Frame buffer compression (FBC)
    • Multi-instances
    • 3rd Party I/F
    • Bit depth and YUV format conversion of the source picture
  • Encoder Features
    • I/P/B picture encoding
    • Picture/Block level of rate control
    • ROI coding
    • Background coding
  • Interface
    • AMBA3 32-bit APB I/F for host I/F
    • AMBA3 128-bit AXI for data transfer
    • *Optional AXI can be used to alleviate bandwidth usage

Block Diagram

WAVE663 block diagram

Benefits

  • Encoding image quality
  • Improved bandwidth efficiency
  • Low delay encoding
  • Low power consumption
  • Single-clock domain design
  • Competitive IP size
  • Easy integration of SoC designs
  • Configurable IP

Applications

  • Edge servers
  • Mobile devices
  • AR/VR
  • Automotive
  • Surveillance
  • GPU
  • Various customer devices

What’s Included?

  • RTL source code
  • Datasheet
  • Verification Guide
  • API Reference Manual
  • Programmer's Guide
  • C-model User's Guide

Specifications

Identity

Part Number
WAVE663
Vendor
Chips&Media, Inc.
Type
Silicon IP

Compute

Codec Standard
H.264 / AVC

Provider

Chips&Media, Inc.
HQ: Rep of Korea
Chips&Media is a GLOBAL LEADING VIDEO IP (Intellecual Property) Company that develops and designs the professional video IP by implementing video compression algorithm into hardware. Chips&Media’s video processing engines have been developed for a variety of multimedia application such as Mobile phones, Home Consumer Devices, Wired and Wireless Communications, PMP and Tablet PCs. Lately new IT Products have constantly been launched like Smart Phones, Tablet PC and so on, this makes the digital devices to have a variety of multimedia functions. Therefore, Chips&Media has focused on developing video processing engine, which is adapted to its own hardware structures for high speed, high performance and ultra-low power.
Contact Chips&Media, Inc.

Learn more about Video Processing IP core

Picking the right MPSoC-based video architecture: Part 1

A look at the design of multiprocessor systems-on-chips (MPSoCs) for video applications and how to optimize them for computational power and real-time performance as well as flexibility. Part 1: Architectural approaches to video processing

Analysis: ARC's Configurable Video Subsystems

Adding to its growing portfolio of licensable silicon IP subsystems, ARC has announced five configurable video processing subsystems. The subsystems range from the smallest-size AV 402V to the highest-performance AV 417V, and support multi-standard video encoding and decoding at resolutions ranging from CIF to D1.

Frequently asked questions about Video Processing IP

What is HEVC/AVC Dual-core Video Encoder HW IP?

HEVC/AVC Dual-core Video Encoder HW IP is a Video Processing IP core from Chips&Media, Inc. listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP