Vendor: Faststream Technologies Category: Single-Protocol PHY

HDMI TX PHY IP

HDMI transmitter PHY (Physical layer) IP core which is fully amenable with HDMI 1.4/2.0 specification.HDMI transmitter PHY which …

Contact Provider Request Datasheet

Overview

HDMI transmitter PHY (Physical layer) IP core which is fully amenable with HDMI 1.4/2.0 specification.HDMI transmitter PHY which can be compatible with 25MHz to 250MHz pixel clock, and offers a simple execution for a system for consumer electronics like DVD player/recorder and camcorder. We provide HDMI TX IP solutions with excellent quality, dense areas, and competitive power consumption. It’s not only complied with HDMI v1.4/2.0 specification but also with the full range of operation frequency to support various applications HDMI TX PHY core supports 1080p video resolution including deep-color mode, 3D, and 4K x 2K video format. The HDMI TX PHY core can generate both pixel clock and TMDS clock from a reference clock, which eliminates the need for separate pixel clock generator in a SOC.It is available in many Technology node -130/90/65/55/45/40nm.

Key features

  • Supports DTV from 480i to 1080i/p HD resolution
  • Support 24bit, 30bit and 36bit color depth per pixel
  • Support HDMI v1.4/2.0 with a full range of operation frequency
  • Supports on-chip source termination
  • Integrated cable terminator
  • Adaptive equalizer for cable
  • Adjustable analog characteristics
  • Supports internal loopback for low-cost at-speed test
  • PLL bandwidth
  • VCO gain with BGR voltage
  • Cable terminator resistance value
  • Supports programmable analog characteristics through JTAG, APB register control
  • DLL digital filter characteristics
  • Integrated Audio PLL
  • 3.3V/2.5V/1.0V power supply

Applications

  • Interfaces within a PC and monitor
  • External display connections, including interfaces between a PC and monitor or projector, between a PC and TV, or between a device such as a DVD player and TV display

What’s Included?

  • Datasheet
  • Integration guideline
  • GDSII or Phantom GDSII
  • Layer map table
  • CDL netlist for LVS
  • LEF
  • Verilog behavior model
  • DRC/LVS/ERC results

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
FST-HDMI-TRNSMTR-PHY
Vendor
Faststream Technologies
Type
Silicon IP

Provider

Faststream Technologies
HQ: USA
Faststream Technologies is a rapidly growing Product Engineering services company headquartered in Los Angeles, USA, with Design and Development Center in Bangalore, India. Faststream develops, delivers and supports ASIC/FPGA design Verification, SoC, Hardware Design, Embedded Software and leading mixed signal IP solutions. The current product portfolio includes energy-efficient and low-area SERDES, PVT sensors, ultra low-jitter clocks, memory interfaces and I/O’s, available on our manufacturing process. Our Customers’ requisition span includes high-volume consumer products, energy-efficient servers and advanced telecommunications equipment - all leveraging Faststream Technologies is highly transformed IP products. Founded in 2008, Faststream Technologies has become one of the leading suppliers of mixed-signal IP with a stature for facile and authentic integration into a customized SOCs. Our products include different IP like Analog data acquisition controller IP, Multi-Protocol Synchronous Serial Engine IP,18-bit Pipeline DSP Slice IP Core, Precision Time Protocol IP, AXI-USB 2.0 Device IP, Improved ADC IP etc .Fasstream flourished on Posit Based-Processor, Ethernet CAN to ALDL Bridge,Ethernet Filters for Digital PID Control loop Algorithms for EMA's and Precision Time Protocol on Automotive Ethernet. Our offerings encompasses markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, IoT and others.
Contact Faststream Technologies

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is HDMI TX PHY IP?

HDMI TX PHY IP is a Single-Protocol PHY IP core from Faststream Technologies listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP