Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP
Learn how AVSBus 2.0 VIP validates power delivery in AI and data center SoCs.
Vendor:
Synopsys, Inc.
Category:
HDMI
HDMI 2.0 RX PHY in Samsung (8nm)
The Synopsys HDMI Receiver (RX) IP solutions are compliant with the High- Definition Multimedia Interface (HDMI) 2.0 and 1.4 spec…
Overview
The Synopsys HDMI Receiver (RX) IP solutions are compliant with the High- Definition Multimedia Interface (HDMI) 2.0 and 1.4 specifications and provide the necessary logic to implement and verify designs for various consumer electronic applications.
The power- and area-optimized HDMI RX IP solutions include a suite of configurable digital controllers and high-speed, mixed-signal PHY IP. Shipping in volume and having gone through extensive in-house and third-party interoperability testing, the IP solutions enable system-on-chip (SoC) designers to lower integration risk and accelerate time-to-market.
Synopsys’ complete HDMI IP solution consists of digital controllers, High- Bandwidth Digital Content (HDCP) embedded security modules (ESMs), PHYs and verification IP as well as IP Prototyping Kits with associated software and drivers.
The power- and area-optimized HDMI RX IP solutions include a suite of configurable digital controllers and high-speed, mixed-signal PHY IP. Shipping in volume and having gone through extensive in-house and third-party interoperability testing, the IP solutions enable system-on-chip (SoC) designers to lower integration risk and accelerate time-to-market.
Synopsys’ complete HDMI IP solution consists of digital controllers, High- Bandwidth Digital Content (HDCP) embedded security modules (ESMs), PHYs and verification IP as well as IP Prototyping Kits with associated software and drivers.
Key features
- Aggregate bandwidth of 18 Gbps to support up to 4K x 2K resolution at 60 Hz frame rate and 8-bit per color for a flickerless ultra high-definition experience
- 1, 2, or 4 input ports
- Four levels of equalization for long cable support and clean signals
- Adaptive equalization in RX core to compensate for the signal attenuation and inter-symbol interference caused by long cables
- Integrated auto-calibrated 50? input termination resistors in RX core
- Hot Plug Detect allows changing of cables and components without switching off the entire system
- Integrated test features including scope, BIST and loopbacks
- Optimized pin count, small area to ensure low BOM cost
- Integrated audio return channel (ARC)
- Support for 5V IO on all nodes (down to 28-nm nodes)
- Aggressive ESD protection
- Input clock from 25 MHz to 600 MHz range
Benefits
- Silicon-proven HDMI RX IP includes digital controllers, HDCP embedded security modules, PHYs, verification IP and IP Prototyping Kits
- HDMI 2.0 and HDCP 2.3 certified
- Support for key HDMI 2.0 features such as 4K x 2K resolution at 60 Hz frame rate, YCbCr 4:2:0 pixel encoding format, TMDS scrambling, CEC 2.0 and 18.0 Gbps aggregate bandwidth
- Optimized for low power and small area
- Integrated audio return channel (ARC) block
- 1-, 2-, or 4-port inputs with fast switching
- Timing hardened blocks simplify placement and design closure
- High-performance RX PHY IP enables long cable lengths
- Configurable controller architecture optimized for power, performance, and area
Applications
- Digital TVs, monitors and projectors
- Audio/video receivers
- Sound bars
- Set-top boxes
What’s Included?
- Databook
- Application notes
- Assembly guidelines
- Design files kit: Behavioral model; .LEF file; .LIB file; GDSII layout database
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| Samsung | 8nm | 8LPP | Available on request |
Specifications
Identity
Part Number
dwc_hdmi20_rx_phy_samsung
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about HDMI IP core
Synopsys Joins Arm Total Design for Physical AI to Advance Autonomous Systems
Learn how Synopsys and Arm Total Design help accelerate Physical AI systems with pre-validated IP, virtual development, and system-level design.
Synopsys Advances Agentic AI Chip Design with AMD and Microsoft
Introduces Industry's First Autonomous EDA Workflows on Microsoft Discovery to Accelerate Engineering from Specification to Silicon
Synopsys and Intel Foundry Fast-Track Customer Readiness from Silicon to Systems on Intel 14A
Certified AI-powered EDA flows, integrated multiphysics analysis, and broad IP portfolio accelerate Angstrom-scale AI and multi-die designs
Synopsys Showcases Comprehensive Autonomous Engineering Workflows from Silicon to Systems, Developed with NVIDIA Technology
Synopsys unveils a fully autonomous long-running design verification agent that orchestrates the entire chip verification cycle delivering up to 50X faster time-to-validated RTL while achieving 20% additional coverage improvement
World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
Synopsys delivers standards-compliant 112G PHY IP for linear optics, helping reduce AI interconnect power, latency, and heat.
Frequently asked questions about HDMI IP cores
What is HDMI 2.0 RX PHY in Samsung (8nm)?
HDMI 2.0 RX PHY in Samsung (8nm) is a HDMI IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for samsung Available on request.
How should engineers evaluate this HDMI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this HDMI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.