Vendor:
IP Cores, Inc.
Category:
HDCP
HDCP 2.0 Encryption Suite
HDCP Suite consists of hardware and software components implementing the HDCP 2.0 protocol.
Overview
HDCP Suite consists of hardware and software components implementing the HDCP 2.0 protocol.
The hardware components are fully synchronous and available as Verilog source. The software components are available in C language.
Key features
- Support for HDCP 2.0
- Support for all HDCP configurations:
- HDCP Transmitter (-TX)
- HDCP Receiver (-RX)
- HDCP Repeater (-RPT)
- Implementation of the HDCP Authentication protocol:
- Authentication and Key Exchange (AKE)
- With Key Derivation
- Locality Check
- Session Key Exchange (SKE)
- Authentication with Repeaters
- Authentication and Key Exchange (AKE)
- Data encryption:
- Utilizes HDCP Cipher (AES-128-CTR)
- Includes the Link Synchronization
- Transmitter and Receiver utilize the counter information in the PES Private Data
- FIFO-like flow-through interface with flexible bit width; simple integration into the datapath.
- Microprocessor-friendly interface for programmable I/O is optional
- Components
- HDCP software written in C (CPU subsystem is not included)
- Hardware accelerators
- AES1-CTR-HDCP: AES encryption/decryption capable of handling the PES streams
- RSA2: An RSA hardware accelerator (optional, high-end CPUs can use the software implementation)
- TRNG1: A true random number generator (optional, if entropy bits are available in the design, a software implementation can be used)
- SHA2-256: A Sha-256 hash accelerator (optional, most CPUs can use the software implementation)
Block Diagram
HDCP block diagram
Applications
- Digital rights management (DRM)
- HDCP 2.0 implementations for generic wired and wireless interfaces
Specifications
Identity
Part Number
HDCP
Vendor
IP Cores, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about HDCP IP core
HDCP 2.2 Authentication: RSA Cryptography
The HDCP 2.2 Authentication Process - an Introduction
Video content protection using secure embedded non-volatile memory for HDMI with HDCP
The proliferation of digital video and audio content has created a big problem for the owners of this content. How do you protect your intellectual property from illegal transfer to non-authorized users of music, movies, and other valuable entertainment a
Rethinking Display Safety: Why RISC-V-Supervised DisplayPort Subsystems Enable Secure, Isolated Automotive Architectures
As automotive displays become part of the safety surface, traditional host-dependent display architectures are showing their limits. In this article, Trilinear outlines how a RISC-V supervised DisplayPort subsystem can provide isolated control, deterministic fault handling, and a more auditable architecture for advanced automotive display platforms.
Understanding LTTPR: Enabling High-Speed DisplayPort Interconnects in Complex System Designs
LTTPR support is quickly becoming a cornerstone of next-gen DisplayPort architectures, particularly in automotive, industrial, and multi-display environments. Here's what you need to know.
Frequently asked questions about HDCP IP cores
What is HDCP 2.0 Encryption Suite?
HDCP 2.0 Encryption Suite is a HDCP IP core from IP Cores, Inc. listed on Semi IP Hub.
How should engineers evaluate this HDCP?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this HDCP IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.