Gigabit-range, low complexity LDPC decoder
TC4902 is ideally suited for applications requiring a very efficient throughput/area ratio, while not sacrificing SNR performance.
Overview
TC4902 is ideally suited for applications requiring a very efficient throughput/area ratio, while not sacrificing SNR performance. TC4902 implements an innovative LDPC technology that ensures unmatched areas for Gigabit-range throughputs
Key features
- Optimized LDPC codes for high throughput and low latency
- Ideal for wireless backhaul applications
- Flexible block size (100 to 6k bits)
- Flexible code rate (0.5 to 0.92)
- Encoder and decoder available
- bit-LLR input interface
- Ideal with QAM constellations (QPSK to 1024QAM)
- Very good SNR performance, verified down to FER < 1E-6
- Proven Core
- Gigabit range throughput
- Uncomparable low complexity
- Low latency
- AXI4-stream interfaces
- Iteration stopping rule to reduce power consumption
- Frame-by-frame on-the-fly configuration
- Accurate SNR estimation
- LDPC statistics monitoring
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Channel Coding IP core
Altera purchases optical network IP vendor Avalon Microelectronics
FAUST: On-Chip Distributed SoC Architecture for a 4G Baseband Modem Chipset
Satellite modems structure Internet access
Audio Transport in DisplayPort VIP
Extending the SoC Architecture of 3G terminal to Multimedia Applications
Frequently asked questions about Channel Coding IP cores
What is Gigabit-range, low complexity LDPC decoder?
Gigabit-range, low complexity LDPC decoder is a Channel Coding IP core from TurboConcept listed on Semi IP Hub.
How should engineers evaluate this Channel Coding?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.