Vendor: SmartDV Technologies Category: GDDR

GDDR6 Assertion IP

GDDR6 Assertion IP provides an efficient and smart way to verify the GDDR6 designs quickly without a testbench.

Contact Provider Request Datasheet
Controller View all specifications

Overview

GDDR6 Assertion IP provides an efficient and smart way to verify the GDDR6 designs quickly without a testbench. The SmartDV's GDDR6 Assertion IP is fully compliant with standard GDDR6 Specification.

GDDR6 Assertion IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

GDDR6 Assertion IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Specification Compliance
    • Compliant to ARM GDDR6 protocol
    • Supports GDDR6 memory devices from all leading vendors.
    • Supports 100% of GDDR6 protocol standard JESD250, JESD250A, JESD250B and JESD250C specification with version 3.12.
    • Supports all the GDDR6 commands as per the specs.
    • Supports 2 separate independent channels with point-to-point interface for data, address and command.
    • Supports Double Data Rate (DDR) or Quad Data Rate (QDR) data.
    • Supports Pseudo channel mode operation.
    • Supports up to 32GB device density.
    • Supports X8 and X16 Mode.
    • Supports Bank grouping and 16 internal banks per channel.
    • Supports Data bus inversion (DBI) & Command Address bus inversion (CABI).
    • Supports Read/Write data transmission integrity secured by cyclic redundancy check.
    • Supports READ/WRITE EDC on/off mode.
    • Supports Programmable EDC hold pattern for CDR.
    • Supports Low Power modes.
    • Supports Refresh Management (RFM).
    • Supports Auto refresh & self-refresh modes.
    • Supports On-die termination operation.
    • Supports Vendor ID1 and ID2 for identification.
    • Supports COMMAND ADDRESS, WCK2CK,READ/WRITE Training mode’s.
    • Supports IEEE.1149.1 boundary scan operation.
    • Supports programmable clock frequency of operation.
    • Checks for following
    • Check-points include power on, Initialization and power off rules,
    • State based rules, Active Command rules,
    • Read/Write Command rules etc.
    • All timing violations.
    • Supports all mode registers programming.
    • Supports for power down features.
    • Supports for input clock stop and frequency change.
    • Quickly validates the implementation of the standard GDDR6 protocol JESD250, JESD250A, JESD250B and JESD250C specification with version 3.12.
    • Bus-accurate timing for min, max and typical values.
    • Constantly monitors GDDR6 behavior during simulation.
    • Protocol checker fully compliant with GDDR6 standard JESD250, JESD250A, JESD250B and JESD250C specification with version 3.12.
  • Assertion IP features
    • Assertion IP includes:
    • System Verilog assertions
    • System Verilog assumptions
    • System Verilog cover properties
    • Synthesizable Verilog Auxiliary code
    • Support Master mode, Slave mode, Monitor mode and Constraint mode.
    • Supports Simulation mode (stimulus from SmartDV GDDR6 VIP) and Formal mode (stimulus from Formal tool).
    • Rich set of parameters to configure GDDR6 Assertion IP functionality.

Block Diagram

GDDR6 AIP block diagram

Benefits

  • Runs in every major formal and simulation environment.

What’s Included?

  • Detailed documentation of Assertion IP usage.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
GDDR6 AIP
Vendor
SmartDV Technologies
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about GDDR IP core

Selection Criteria for Using DDR, GDDR or MobileDDR Memories in System Designs

This paper will include a short review of the key features of DDR, GDDR and MobileDDR memory architectures, covering power, speed and cost characteristics as well as key functionality differences that can impact overall system architecture. Using real system design experiences each of the main memory architectures will be used to address system design challenges of sustained bandwidth, reliability, access priority, power savings, and interface requirements.

SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference

Large Language Models (LLMs) have gained popularity in recent years, driving up the demand for inference. LLM inference is composed of two phases with distinct characteristics: a compute-bound prefill phase followed by a memory-bound decode phase. This paper proposes SPAD (Specialized Prefill and Decode hardware), adopting a less-is-more methodology to design specialized chips tailored to the distinct characteristics of prefill and decode phases.

High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4

HBM4 is the latest generation of the High Bandwidth Memory (HBM) that has become analogous to the Artificial Intelligence (AI) boom that is everywhere in today’s world. HBM is also increasingly being used in other applications like Data centers, autonomous driving systems, servers, cloud computing just to mention few domains where bandwidth and performance in a key requirement.

Designing the AI Factories: Unlocking Innovation with Intelligent IP

The rapid evolution of artificial intelligence (AI) is reshaping the technological landscape, driving unprecedented demands on computing infrastructure. At the heart of this transformation lie innovations in intellectual property (IP) that enable scalable, efficient, and performance-driven AI factories.

Frequently asked questions about GDDR Interface IP

What is GDDR6 Assertion IP?

GDDR6 Assertion IP is a GDDR IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this GDDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GDDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP